Other

Omar Kebichi

Christopher John Hill

Wu-Tung Cheng

Paul J Reuter

Yahya M Z Mustafa

Ian Alexander Burgess

A test circuit is disclosed for testing embedded synchronous memories. A BIST controller is used to address the memory and provide reference data that is compared to the memory output. Pipeline registers are used to allow the BIST controller to perform reads and/or writes during every clock cycle. In one aspect, the BIST controller includes a reference data circuit that stores or generates data for comparison to the memory output. A pipeline register is positioned before the reference data circuit or between the reference data circuit and compare circuitry. Additional pipeline registers may be positioned between a compare capture circuit and the compare circuitry. The pipeline registers free the BIST controller from having to wait for a read to complete before starting the next read or write. To reduce the number of pipeline registers needed, a negative-edge BIST controller can be used with a positive-edge memory or vice versa.

Full-speed BIST controller for testing embedded synchronous memories

A circuit is disclosed for testing memories using multiple built-in self test (BIST) controllers embedded in an integrated circuit (IC). The BIST controllers are brought to a synchronization point during the memory test by allowing for a synchronization state. An output signal from an output pin on the IC indicates the existence of a synchronization state to automated test equipment (ATE). After an ATE receives the output signal, it issues a resume signal through an IC input pin that causes the controllers to advance out of the synchronization state. The ATE controls the synchronization state length by delaying the resume signal. Synchronization states can be used in parametric test algorithms, such as for retention and IDDQ tests. Synchronization states can be incorporated into user-defined algorithms by software design tools that generate an HDL description of a BIST controller operable to apply the algorithm with the synchronization state.

Synchronization point across different memory BIST controllers

A method performed by a software design tool for providing an algorithm to a BIST controller that tests memory within a circuit. The method includes reading a description of a user defined test algorithm for a BIST controller, translating the description into an in-memory representation of the user defined algorithm, and reading a memory model selected by a user. The in-memory representation of the user-defined algorithm is associated with the selected memory model. From the association an HDL description of a BIST controller is generated. The HDL description is operable to apply the user defined algorithm to a memory corresponding to the selected memory model.

Growing community of inventors

Waltham, MA, United States of America

Omar Kebichi