Amazon Technologies, Inc.

Nitzan Zisman

Erez Izenberg

Avigdor Segal

Jonathan Cohen

Anna Rom-Saksonov

Said Bshara

Leah Shalev

Noam Attias

Shadi Ammouri

An integrated circuit for distributing processing tasks includes a pre-selector circuit and a scheduler circuit. The pre-selector circuit is configured to receive a processing task, determine a category of the processing task, and select, from a set of task distribution techniques and based at least in part on the category of the processing task, a task distribution technique for distributing the processing task to a group of processing units. The scheduler circuit is configured to implement the selected task distribution technique to select, from the group of processing units, a target processing unit for performing the processing task.

Processing unit selection mechanism

A memory apparatus for detecting false hits in a content-addressable memory (CAM) is disclosed. The memory apparatus includes a controller coupled to the CAM and a memory. The controller receives a search result including an address from the CAM, the address corresponding to a matching entry from a first set of data entries that matches a search tag. The controller provides a read address based on the address to the memory, which returns a second data entry from a second set of data entries corresponding to the read address. The controller receives the read data and generates an error detection result based on a comparison between the second data entry and the search tag.

False hit detection in ternary content-addressable memory

Growing community of inventors

Beer Sheva, Israel

Nitzan Zisman