Advanced Micro Devices Corporation

Nicholas Dean Lance

John Kalamatianos

Paul J Moyer

Jagadish B Kotra

William Louie Walker

Patrick J Shyvers

Sriram Srinivasan

An entry of a last level cache shadow tag array to track pending last level cache misses to private data in a previous level cache (e.g., an L2 cache), that also are misses to an exclusive last level cache (e.g., an L3 cache) and to the last level cache shadow tag array. Accordingly, last level cache miss status holding registers need not be expended to track cache misses to private data that are already being tracked by a previous level cache miss status holding register. Additionally or alternatively, up to a threshold number of last level cache pending misses to the same shared data from different processor cores are tracked in the last level cache shadow tag array, and any additional last level cache pending misses are tracked in a last level cache miss status holding register.

Growing community of inventors

Windsor, CO, United States of America

Nicholas Dean Lance