Silicon Laboratories Inc.

Nathan J Shashoua

James David Barnette

Xue-Mei Gong

Srisai Rao Seethamraju

Harihara Subramanian Ranganathan

A clock product includes a first phase-locked loop circuit including a first frequency divider. The first phase-locked loop circuit is configured to generate a first clock signal tracking a first reference clock signal and a second reference clock signal. The first phase-locked loop circuit is controlled by a first divide value and a first divide value adjustment based on the first reference clock signal. The clock product includes a circuit including a second frequency divider. The circuit is configured to generate a second clock signal based on the first clock signal, a second divide value, and a second divide value adjustment. The second clock signal tracks the second reference clock signal. The second divide value adjustment is based on the first divide value adjustment and opposes the first divide value adjustment.

Growing community of inventors

Austin, TX, United States of America

Nathan J Shashoua