Brillnics Singapore Pte. Ltd.

Brillnics, Inc.

Brillincs Inc.

Naoto Yasuda

Toshinori Otaka

Isao Takayanagi

Kazuya Mori

Junichi Nakamura

Shunsuke Tanaka

Yusuke Sawai

A pixel PXL includes a first photodiode PDSL and a second photodiode PSLS having different well capacities and responsivities, transfer transistors TGSL-Tr, TGLS-Tr for transferring the charges stored in the photodiodes to a floating diffusion FD, and a capacitance changing partfor changing the capacitance of the floating diffusion depending on a capacitance changing signal. The first well capacity of the first photodiode PDSL is smaller than the second well capacity of the second photodiode PDLS, and the first responsivity of the first photodiode PDSL is larger than the second responsivity of the second photodiode PDLS. With these configurations, it becomes possible to realize a widened dynamic range, prevent the read-out noise from affecting the performance, and eventually achieve improved image quality.

Solid-state imaging device, method for driving solid-state imaging device, and electronic apparatus

An AD conversion part has a comparator for performing comparison processing comparing a voltage signal read out by a photoelectric converting and reading part and a reference voltage and outputting a digitalized comparison result signal, the comparator, under the control by a reading part, performs first comparison processing for outputting a digitalized first comparison result signal with respect to a voltage signal corresponding to an overflow charge overflowing from a photodiode PDto a floating diffusion FDin an integration period and second comparison processing for outputting a digitalized second comparison result signal with respect to a voltage signal corresponding to an accumulated charge of the photodiode PDtransferred to the floating diffusion FDin a transfer period after the integration period. Due to this, it becomes possible to substantially realize a broader dynamic range and higher frame rate.

A comparator in an AD conversion part performs, under the control of reading part, a first comparison processing outputting a digitized first comparison result signal with respect to a voltage signal corresponding to an overflow charge overflowing from a PDto an FDin an integration period and a second comparison processing outputting a digitized second comparison result signal with respect to a voltage signal corresponding to a accumulated charge of the PDtransferred to the FDin a transfer period after the integration period and, in the first comparison processing, starts an AD conversion processing comparing the voltage signal of the output buffer part and the reference voltage and outputting the digitized comparison result signal with a delay from the starting time of the first comparison processing. The comparator lowers a power consumption and suppresses an influence of a dark current of the FD and deterioration of an image.

Growing community of inventors

Tokyo, Japan

Naoto Yasuda