Motorola Corporation

Nandini Srinivasan

David K Ford

Philip A Jeffrey

Emil N Hahn

Michael D Reed

A serial data clock receiver circuit (11) is provided that synchronizes a clock signal to data. The serial data clock receiver circuit (11) comprises a control circuit (21), a dual oscillator circuit (19), and a phase locked loop circuit (22). The control circuit (21) arms the dual oscillator circuit (19) for being enabled during an idle period. The phase locked loop circuit (22) provides a reference voltage for the dual oscillator circuit (19). The dual oscillator circuit (19) is responsive to both the data and control circuit (19) for providing a clock signal.

Growing community of inventors

Chandler, AZ, United States of America

Nandini Srinivasan