Shaoxing Yuanfang Semiconductor Co., Ltd.

Nandini Ganig Bs

Ankit Seedher

Srinath Sridharan

Raja Prabhu J

Bhupendra Sharma

Debasish Behera

Sandeep Sasi

Jeevabharathi G

Purva Choudhary

Akash Gupta

Chandrashekar Bg

An electronic block includes multiple independent Phase-Locked Loops (PLLs) and a switch matrix. Each PLL has an input path and an output path. The switch matrix is operable to concurrently connect a respective signal on the output path of each PLL to the input path of another PLL. In an embodiment, each of the respective signals on the output paths is a corresponding frequency-correction signal generated by a low-pass filter (LPF) in the corresponding PLL. In an embodiment, each PLL includes a frequency-correction signal combiner to combine the frequency-correction signals received from any of the other PLLs with its own frequency-correction signal to form a combined frequency-correction signal. The combined frequency-correction signal is provided to a controlled oscillator in the PLL to generate an output clock of the PLL based on the combined frequency-correction signal. The frequency-correction signals may be analog or digital signals.

Inter-PLL communication in a multi-PLL environment

Growing community of inventors

Bengaluru, India

Nandini Ganig Bs