Cadence Design Systems, Inc.

Nan Zhuang

Peng Zhang

Yuhua Yang

An apparatus and method are provided for removing redundant logic in a logic design of an integrated circuit (IC) design. The apparatus and method optimizes the integrated circuit by selecting stuck-at constant registers in the logic design, propagating a constant output value of the stuck-at constant registers across output nets of the stuck-at constant registers, identifying redundant logic in the logic design based on the propagation of the constant input value across the output net of the stuck-at constant register, and removing the redundant logic in the logic design.

Growing community of inventors

Sunnyvale, CA, United States of America

Nan Zhuang