Teledyne Scientific and Imaging, LLC

Teledyne Technologies Incorporated

Rockwell Scientific Licensing LLC

Myung-Jun Choe

Munkyo Seo

Kwang-Hyun Baek

Kang-Jin Lee

Edward T Merlo

A 'multiple return-to-zero' (MRZ) current switching DAC. In operation, the outputs of respective current sources are selectively directed to respective intermediate nodes in response to respective control signals which vary with a digital input word, and in synchronization with a clock CK1. A plurality of MRZ current switches are connected between respective intermediate nodes and the DAC's analog output. The MRZ switches are driven with a clock CK2 which toggles in synchronization with CK1 at a frequency f=N*f. The MRZ switches are operated such that switching noise that arises when CK1 is asserted is prevented from appearing on the analog output. When properly arranged, the DAC can generate a direct digital waveform at RF frequencies, with N chosen to produce an output spectrum such that the DAC's output power is relatively high within the desired frequency range.

Multiple return-to-zero current switching digital-to-analog converter for RF signal generation

The present invention relates generally to a digital-to-analog converter (DAC) calibration. The present invention may be implemented by a DAC calibration system including a first current source, a first switch coupled to the first current source, a second current source, a second switch coupled to the second current source, an output node coupled to the first switch and the second switch, a first calibration module coupled to the output node, an average current measurement module coupled to the first calibration module, and a second calibration module coupled to the average current measurement module.

Digital-to-analog converter (DAC) calibration system

A hardware-efficient mapping circuit uses a base decoder to decode the control signal (the most significant bits 'MSBs' of the phase angle) to provide a base value. A controller maps the control signal to a segment number to down select signed shift values from the control signal. Shifter blocks shift the data signal (the least significant bits 'LSBs' of the phase angle) by the respective shift values. The shifted data signals are added/subtracted from the base value to approximate a sinusoidal amplitude for the phase angle. Down selection by a controller allows the shifter blocks to be implemented with narrow band multiplexers, which conserves both chip space and power.

Hardware-efficient phase-to-amplitude mapping design for direct digital frequency synthesizers

A 'return-to-zero' (RZ) current switching DAC includes an analog output node for which a 'zero' potential has been defined. The outputs of a plurality of current sources are selectively directed to respective intermediate nodes in response to respective control signals, which are varied in synchronization with a clock signal CK. A plurality of RZ circuits are connected between respective intermediate nodes and the analog output node. In a preferred embodiment, each RZ circuit directs the current applied to a respective intermediate node to ground or to the analog output node in synchronization with CK. An output network pulls the analog output node to the &#x201c;zero&#x201d; potential when currents applied to the intermediate nodes are directed to ground.

Growing community of inventors

Thousand Oaks, CA, United States of America

Myung-Jun Choe