Growing community of inventors

Austin, TX, United States of America

Myung-Chul Kim

Average Co-Inventor Count = 4.37

ph-index = 5

The patent ph-index is calculated by counting the number of publications for which an author has been cited by other authors at least that same number of times.

Forward Citations = 77

Myung-Chul KimShyam Ramji (10 patents)Myung-Chul KimPaul Gerard Villarrubia (9 patents)Myung-Chul KimInseok Hwang (8 patents)Myung-Chul KimGi-Joon Nam (8 patents)Myung-Chul KimNatarajan Viswanathan (8 patents)Myung-Chul KimChungkuk Yoo (8 patents)Myung-Chul KimGelareh Taban (8 patents)Myung-Chul KimBenjamin Neil Trombley (6 patents)Myung-Chul KimCharles Jay Alpert (3 patents)Myung-Chul KimSamuel I Ward (3 patents)Myung-Chul KimLakshmi Narasimha Reddy (2 patents)Myung-Chul KimAlexander Joel Suess (2 patents)Myung-Chul KimArjen Alexander Mets (2 patents)Myung-Chul KimZhuo Li (1 patent)Myung-Chul KimAlexey Y Lvov (1 patent)Myung-Chul KimDavid John Geiger (1 patent)Myung-Chul KimMyung-Chul Kim (22 patents)Shyam RamjiShyam Ramji (44 patents)Paul Gerard VillarrubiaPaul Gerard Villarrubia (57 patents)Inseok HwangInseok Hwang (97 patents)Gi-Joon NamGi-Joon Nam (70 patents)Natarajan ViswanathanNatarajan Viswanathan (34 patents)Chungkuk YooChungkuk Yoo (29 patents)Gelareh TabanGelareh Taban (15 patents)Benjamin Neil TrombleyBenjamin Neil Trombley (12 patents)Charles Jay AlpertCharles Jay Alpert (119 patents)Samuel I WardSamuel I Ward (29 patents)Lakshmi Narasimha ReddyLakshmi Narasimha Reddy (49 patents)Alexander Joel SuessAlexander Joel Suess (37 patents)Arjen Alexander MetsArjen Alexander Mets (9 patents)Zhuo LiZhuo Li (123 patents)Alexey Y LvovAlexey Y Lvov (27 patents)David John GeigerDavid John Geiger (6 patents)
..
Inventor’s number of patents
..
Strength of working relationships

Company Filing History:

1. International Business Machines Corporation (21 from 164,108 patents)

2. Globalfoundries Inc. (1 from 5,671 patents)


22 patents:

1. 11080443 - Memory element graph-based placement in integrated circuit design

2. 10891411 - Hierarchy-driven logical and physical synthesis co-optimization

3. 10776958 - Providing visualization data to a co-located plurality of mobile devices

4. 10762271 - Model-based refinement of the placement process in integrated circuit generation

5. 10685160 - Large cluster persistence during placement optimization of integrated circuit designs

6. 10674328 - Providing visualization data to a co-located plurality of mobile devices

7. 10635773 - Enhancing stability of half perimeter wire length (HPWL)-driven analytical placement

8. 10623918 - Providing visualization data to a co-located plurality of mobile devices

9. 10567931 - Providing visualization data to a co-located plurality of mobile devices

10. 10558775 - Memory element graph-based placement in integrated circuit design

11. 10559094 - Providing visualization data to a co-located plurality of mobile devices

12. 10528695 - Integer arithmetic method for wire length minimization in global placement with convolution based density penalty computation

13. 10362460 - Providing visualization data to a co-located plurality of mobile devices

14. 10242463 - Providing visualization data to a co-located plurality of mobile devices

15. 10229512 - Providing visualization data to a co-located plurality of mobile devices

Please report any incorrect information to support@idiyas.com
idiyas.com
as of
12/4/2025
Loading…