Nxp USA, Inc.

Muhammad Z Islam

Kevin Yi Cheng Chang

A low power clock distribution circuit system () includes a clock generator () for generating a high frequency clock signal that is supplied to a clock interconnect running to multiple lanes of an integrated circuit, each lane including a passive clock repeater circuit (e.g.,) having a differential-mode RLC network (e.g.,) that is shielded by an active guard ring structure (e.g.,) and that is coupled to receive first and second input clock signals (Vip, Vin) to provide clock signal gain boosting at a predetermined frequency range and clock signal attenuation out of the operating frequency range, thereby generating the first and second output clock signals (Vop, Von) that are provided to a clocked circuit (e.g.,).

Growing community of inventors

Chandler, AZ, United States of America

Muhammad Z Islam