Intel Corporation

Mostafa Elmala

Ashoke Ravi

Krishnamurthy Soumyanath

Jeyanandh K Paramesh

Dinesh Somasekhar

Richard B Nicholls

Nader Rohani

Yorgos Palaskas

Embodiments include systems and methods for fine control of beam steering for wide band wireless applications using a phased array of antenna elements. In one embodiment, a digitally controlled delay line delays the signal output from a modulator in each branch of multiple branches feeding multiple antennas in an array. An output of the digital delay line is input to a digital to analog converter. A second digital delay line also delays the signal within the digital to analog converter. The manner of implementation of the delays enables accurate production of a steered beam at a high data rate.

Systems and methods for digital delayed array transmitter architecture with beam steering capability for high data rate

A novel out-phasing-array transmitter system and method are disclosed. The method is based on decomposing the input signal into an array of signals to drive a general, multiple paths out-phasing-array transmitter. This decomposition is less sensitive to the phase difference between the multiple paths, and extends the dynamic range of the out-phasing-array transmitter system. The wide dynamic range and the multiple transmission paths increase the maximum achievable output power, in accordance with the WiMAX specifications.

Wide dynamic range out-phasing array transmitter

Architectures including digital outphasing transmitters. Digital signal generation circuitry generates at least two base-band sinusoid signals. Bandpass modulation circuitry is coupled to receive the base-band sinusoid signals and generates at least two modulated digital signals. Power amplifiers are coupled to receive the modulated digital signals to amplify the modulated digital signals. The amplified modulated signals are combined and transmitted.

Digital outphasing transmitter architecture

Device, system, and method of semi-Doherty outphasing amplification. For example, an apparatus includes: a first circuit path comprising a first switching amplifier connected in parallel through a first quarter-wave transmission line to a second switching amplifier; and a second circuit path comprising a third switching amplifier connected in parallel through a second quarter-wave transmission line to a fourth switching amplifier, wherein the first circuit path is connected to a circuit node through a third quarter-wave transmission line, and wherein the second circuit path is connected to said circuit node through a fourth quarter-wave transmission line.

Device, system, and method of semi-Doherty outphasing amplification

On-die coupled inductor structures are disclosed that are capable of reducing the occurrence of charge crowding within the structure.

On-die coupled inductor structures for improving quality factor

A parallel power amplifier includes a carrier amplifier and peak amplifier coupled to receive signals from a quadrature hybrid made up of slab inductors in an integrated circuit. The slab inductors may be on different layers in the integrated circuit and may have similar or dissimilar shapes.

Integrated parallel power amplifier

Techniques to provide DC-offset correction in a variable gain amplifier are described.

Growing community of inventors

Tigard, OR, United States of America

Mostafa Elmala