Silicon Laboratories Inc.

Mitchell Reid

Timothy Joseph Dupuis

Andrew W Krone

Charles D Thompson

Adrian Maxim

Michael R May

John M Khoury

Yan Zhou

Alessandro Piovaccari

David S Trager

Ramin Khoini-Poorfard

Michael Wu

Wentao Li

Peter Vancorenland

Frederick Rush

Alan F Hendrickson

Pascal Blouin

David Le Goff

Chunyu Xin

Henry William Singor

Qi Cai

Jean-Marc Guyot

A method for operating a radio frequency communications system includes, while operating a first radio frequency communications device in a calibration mode, for each setting of a plurality of settings of a programmable gain amplifier in a receiver of the first radio frequency communications device configured in a zero-intermediate frequency mode of operation, generating an estimate of a DC offset in each of a plurality of digital samples received from an analog circuit path including the programmable gain amplifier, and storing in a corresponding storage element, a compensation value based on the estimate.

DC offset compensation in zero-intermediate frequency mode of a receiver

An integrated circuit includes a tuner, a digital television (DTV) demodulator, an analog television (ATV) demodulator, and a controller. The tuner includes an input for receiving a radio frequency (RF) signal including at least one of an analog television signal and digital television signal, and including a first output terminal and a second output terminal. The DTV demodulator includes a DTV input coupled to the first output terminal of the tuner and includes a DTV output terminal. The ATV demodulator includes an ATV input coupled to the second output terminal of the tuner and includes an ATV output terminal. The controller is coupled to the tuner, the DTV demodulator, and the ATV demodulator to configure the tuner and at least one of the DTV demodulator and the ATV demodulator for receiving television content in a selected television format.

Receiver and method of receiving analog and digital television signals

A receiver () includes a direct digital frequency synthesizer (DDFS) () and first () and second () mixers. The DDFS () has a first output for providing a first local oscillator signal, and a second output for providing a second local oscillator signal offset from a quadrature relationship with the first local oscillator signal by a phase offset. The first mixer () has a first input for receiving a radio frequency (RF) signal, a second input for receiving the first local oscillator signal, and an output for providing an in-phase signal at another frequency. The second mixer () has a first input for receiving the RF signal, a second input for receiving the second local oscillator signal, and an output for providing a quadrature signal at the other frequency. The DDFS () may be implemented using first () and second () memories storing portions of a sinusoidal waveform and extra memories () supporting the phase offset.

Direct digital frequency synthesizer with phase error correction, method therefor, and receiver using same

A receiver () includes a mixing digital-to-analog converter (DAC) (), a direct digital frequency synthesizer (DDFS) (A) and an interface (D). The mixing DAC () includes a radio frequency (RF) transconductance section () and a switching section (). The RE transconductance section () includes an input for receiving an RF signal and an output for providing an RE current signal. The switching section () is coupled to the RF transconductance section () and includes inputs for receiving bits associated with a digital local oscillator (LO) signal and an output that is configured to provide an analog output signal. The DDFS (A) includes outputs configured to provide the bits associated with the digital LO signal to the inputs of the switching section (). The interface (D) is coupled to the DDFS (A) and is configured to align the bits provided by the DDFS (A) with a first clock signal.

Interface/synchronization circuits for radio frequency receivers with mixing DAC architectures

A receiver () includes a first mixing digital-to-analog converter (DAC) (), a second mixing DAC (), a direct digital frequency synthesizer (DDFS) (), a phase correction circuit (), a selectable load () and a magnitude correction circuit (). The first mixing DAC () includes a first input for receiving an input signal, a second input for receiving a digital first local oscillator (LO) signal and an output. The second mixing DAC () includes a first input for receiving the input signal, a second input for receiving a digital second local oscillator (LO) signal and an output. The DDFS () is configured to provide the first and second LO signals, which are quadrature signals. The phase correction circuit () is configured to provide a phase correction signal to a control input of the DDFS (). The first selectable load () includes an input coupled to the output of the first mixing DAC () and a control input. The magnitude correction circuit () is configured to provide a first magnitude correction signal to the control input of the first selectable load ().

Techniques for performing gain and phase correction in a complex radio frequency receiver

A communication isolation system is provided that may employ error correction techniques for the data communicated across an isolation barrier used for connecting electronic circuitry to a communication line. In one embodiment, each data bit to be transmitted to or from the phone line may be transmitted three times across an isolation barrier so that it is possible to withstand a single electronic fast transient event. In another embodiment, the isolation barrier may be a capacitive isolation barrier. In another embodiment, the three transmissions of the data bit may be received across the isolation barrier and delay elements utilized to provide the data bits to a logic circuit in a synchronized fashion so that the three data bits may be compared to determine the error corrected data.

Error correction of data across an isolation barrier

An improved modem architecture and associated method that integrates modem and line-isolation circuitry so as to achieve modem functionality and system-side isolation functionality on a single integrated circuit while also providing a modem interface that allows synchronous modem transmission protocols to be implemented through an asynchronous serial interface is disclosed. For example, one such type of synchronous modem transmission protocol is the HDLC (high-level data link control) protocol. According to the techniques disclosed herein, data and control information of an HDLC protocol may be presented at transmit and receive pins of a modem/system side DAA through an UART even though the UART may be an asynchronous serial receiver transmitter. Thus, both transmit and receive data transfers of a serial modem protocol may be implemented through an asynchronous serial interface.

Integrated modem and line-isolation circuitry with HDLC framing and associated method

An improved modem architecture and associated method are disclosed that integrate modem functionality and line-side isolation functionality while also providing a modem interface that allows raw data, such as raw pulse-code-modulated (PCM) data, or modem data to be selectively communicated through a serial interface.

Integrated modem and line-isolation circuitry with selective raw data or modem data communication and associated method

An improved modem architecture and associated method are disclosed that integrate modem functionality and line-side isolation functionality while also providing flow control of internal data between an isolation interface, digital-signal-processor (DSP) circuitry, and an analog input. The integrated modem and line-isolation circuit may also have an analog output for which data flow control is also provided.

Integrated modem and line-isolation circuitry with data flow control and associated method

An improved modem architecture and associated method are disclosed that integrate modem and line-isolation circuitry so as to achieve modem functionality and system-side isolation functionality on a single integrated circuit.

Integrated modem and line-isolation circuitry and associated method

An improved modem architecture and associated method are disclosed that integrate modem functionality and line-side isolation functionality while also providing a modem interface that allows command and data mode control.

Integrated modem and line-isolation circuitry with command mode and data mode control and associated method

An improved modem architecture and associated method are disclosed that integrate modem functionality and line-side isolation functionality while allowing control of modem processing so that it may be bypassed if raw data, such as raw pulse-code-modulated (PCM) data, is desired to be transmitted or received.

Growing community of inventors

Austin, TX, United States of America

Mitchell Reid