Promos Technologies, Inc

Ming Yen Li

Hsiao Che Wu

Wen Li Tsai

Bin Siang Tsai

A recessed channel transistor comprises a semiconductor substrate having a trench isolation structure, a gate structure having a lower block in the semiconductor substrate and an upper block on the semiconductor substrate, two doped regions positioned at two sides of the upper block and above the lower block, and an insulation spacer positioned at a sidewall of the upper block and having a bottom end sandwiched between the upper block and the doped regions. In particular, the two doped regions serves as the source and drain regions, respectively, and the lower block of the gate structure serves as the recessed gate of the recessed channel transistor.

Growing community of inventors

Kaohsiung County, Taiwan

Ming Yen Li