Nvidia Corporation

Ming (Michael) Y Siu

Stuart F Oberman

David Conrad Tannenbaum

Srinivasan Iyer

A fused floating-point multiply-add element includes a multiplier that generates a product, and a shifter that shifts an addend within a narrow range. Interpreting logic analyzes the magnitude of the addend relative to the product and then causes logic arrays to position the shifted addend within the left, center, or right portions of a composite register depending in the magnitude of the addend relative to the product. The interpreting logic also forces other portions of the composite register to zero. When the addend is zero, the interpreting logic forces all portions of the composite register to zero. Final combining logic then adds the contents of the composite register to the product.

Growing community of inventors

Santa Clara, CA, United States of America

Ming (Michael) Y Siu