Intel Corporation

Minesh S Desai

Charles P Roth

Peter Lachner

Gerold P Mueller

A system includes a first processor, a second processor and a circuit. The first processor includes a first terminal and enters a first test mode in response to the first terminal having a first signal state. The second processor includes a second terminal. The second processor enters a second test mode in response to the second terminal having a second signal state. The circuit may regulate the timing of the first and second signal states to place both the first processor in the first test mode and the second processor in the second test mode at approximately the same time. The circuit may regulate the timing of the signals to cause the first and second processors to resume normal modes of operation at approximately the same time.

Growing community of inventors

Chandler, AZ, United States of America

Minesh S Desai