Faraday Technology Corporation

Min-Yuan Wu

Feng Xu

Wen-Hao Yu

Shih-Yi Shih

Chiao-Min Chen

Po-Liang Chen

Guang-Wen Yu

Xing-Bo Ding

Xingbo Ding

A Sigma-Delta (&#x3a3;-&#x394;) analog-to-digital converter (ADC) and operation method thereof are provided. The &#x3a3;-&#x394; ADC includes a &#x3a3;-&#x394; modulator, a dynamic element matching (DEM) circuit and a control circuit. An input terminal of the &#x3a3;-&#x394; modulator is configured to receive an analog signal. The &#x3a3;-&#x394; modulator is configured to convert the analog signal into a digital signal based on a feedback signal. The DEM circuit is coupled to the &#x3a3;-&#x394; modulator to receive the digital signal. The DEM circuit is configured to perform a DEM algorithm on the digital signal to generate a feedback signal, and provide the feedback signal to the &#x3a3;-&#x394; modulator. The control circuit listens to the digital signal to detect a mute period. The control circuit disables the DEM circuit during the mute period to suspend a progress of the DEM algorithm.

Sigma-delta analog-to-digital converter and operation method thereof

A successive approximation analog-to-digital converter includes a first capacitance bank, a second capacitance bank, a bridge capacitor, a switch set, a comparator and a successive approximation register logic circuit. The first capacitance bank is connected with a first node. The second capacitance bank is connected with a second node. The bridge capacitor is connected between the first node and the second node. Two first input terminals of the comparator are connected with the first node and the intermediate level, respectively. An output terminal of the comparator generates a comparing signal. The successive approximation register logic circuit receives the comparing signal, and generates the switching signal and a digital data signal. The switch set selectively provides one of a low reference level, a high reference level, an input level and an intermediate level to the first capacitance bank and the second capacitance bank.

Successive approximation analog-to-digital converter

An analog to digital converting apparatus and an initial method thereof are provided. The analog to digital converting apparatus includes a first and a second switching capacitor units, a circuit unit, a first and a second initialization switches, a third and a fourth capacitors and a logic buffer. The first and the second switching capacitor units respectively couple first capacitors and second capacitors to a first logic voltage, a second logic voltage or a first or a second input voltage according to a first control signal, and respectively generate a first and a second voltage. The circuit unit compares the first voltage and the second voltage to generate the first control signal. The first and the second initialization switches are respectively connected in series between the first and the second voltage and a common-mode endpoint. The logic buffer outputs the first or the second logic voltage to the common-mode endpoint.

Analog to digital converting apparatus and initial method thereof

Class D amplifier is provided. The class D amplifier includes at least a block; each block includes an input circuit, an integrator, a comparator, a driving circuit and two feedback circuits. The input circuit receives a digital input to provide a differential pair of a positive and a negative input signals. The integrator receives the positive and negative input signals and a pair of positive and negative feedback signals for providing a positive error signal according to the positive input signal and the negative feedback signal, and providing a negative error signal according to the negative input signal and the positive feedback signal. The comparator compares between the positive and the negative error signals such that the driving circuit generates a driving output signal according to comparison result. The two feedback circuits respectively providing said positive and negative feedback signals according to the driving output signal.

Growing community of inventors

Hsinchu, Taiwan

Min-Yuan Wu