Silicon Image Gmbh

Lattice Semiconductor Corporation

Other

Min-Kyu Kim

Gyudong Kim

Daeyun Shim

Fei Song

Gijung Ahn

Seung Ho Hwang

Qiming Wu

Kai Zhou

Kexin Luo

Kai Lei

Russel A Martin

Hoon Choi

James D Lyle

Paul Daniel Wolf

Ook Kim

Shinje Tahk

Bruce Kim

Keewook Jung

Ken-Sue Tan

Deog-Kyoon Jeong

Son Truong Nguyen

Jaeha Kim

Chinsong Sul

Ju Hwan Yi

Young Il Kim

William Conrad Altmann

Xiaozhi Lin

Chwei-po Chew

Bong-Joon Lee

Rui Yin

Xiaofeng Wang

Zhi Wu

Jaeryon Lee

Ravi Sharma

Myounghwan Kim

Won Jun Choe

Long Van Pham

Eric A Lee

Eungu Kim

Jie Yuan

Embodiments relate to a voltage oscillator (VCO) that uses a replica bias circuit to generate a cascode bias voltage. The VCO generate an output periodic signal having a frequency and phase that is less or not susceptible to voltage swings by using a bias voltage generated in a replica bias circuit that replicates a voltage-to-current converter in the VOC. The bias voltage is generated and regulated according to a power supply voltage that supplies power to the VCO to account for voltage variations in the power supply voltage.

Replica cascode bias voltage-controlled oscillators

Systems, devices and methods for analog echo cancellation for high speed full duplex data transmissions, which include a first set of differential nodes to receive reception data and transmission data, a second set of differential nodes to receive the transmission data, and a subtraction circuit to receive data from the first set of differential nodes and data from the second set of differential nodes. The subtraction circuit includes a plurality of capacitors to receive data from each of the first and second sets differential nodes, and a termination circuit for providing DC termination voltage to subtract the data of the second set of differential nodes from the data of the first set of differential nodes to eliminate echo from the reception data received at the first set differential nodes.

Echo cancellation for high speed full duplex data transmissions

A method that calibrates a device for echo cancellation and a device with calibration for echo cancellation are provided. Devices may be calibrated such that the echo residual error is less than a threshold determined by the calibration accuracy. Non-ideal factors such as mismatch may be eliminated during calibration.

Calibration for echo cancellation in a full duplex communication system

Embodiments relate to half-duplex bidirectional transmission of data compliant with a first standard (e.g., Universal Serial Bus (USB) standard) over a physical channel of a multimedia link for transmitting audio/video ('A/V') data compliant with a second standard (e.g., Mobile High-Definition Link (MHL) standard) between a source device and a sink device using time division multiplexing (TDM). The source device sends units of data including A/V data and forward data compliant with the first standard at first times whereas the sink device sends units of data including backward data compliant with the first standard at second times between transmissions from the source device. The first times do not overlap with the second times. Synchronization signals may be added to the first and second units of data to align character symbols embedded in the first and second units of data.

Bidirectional transmission of USB data using audio/video data channel

Embodiments of the invention are generally directed to compensation for common mode signal swing. An embodiment of an apparatus includes a connector for the transfer of the data, the connector including connections for a first set of one or more conductors; a receiver for the reception of data via the connector, the received data including a first signal and a second signal transmitted via the set of one or more conductors, the second signal being a common mode signal modulating the first signal, the receiver including an amplifier to amplify the received data with a positive gain; and a common mode compensation circuit to compensate for a voltage swing of the common mode signal in the amplified received data. The common mode compensation circuit is to sense the common mode signal, amplify the sensed common mode signal with a negative gain, and feed back the amplified common mode to output nodes of the receiver.

Compensation scheme for MHL common mode clock swing

Embodiments of the invention are generally directed to a low power standby mode control circuit. An embodiment of an apparatus includes a processor, an interface for a connection with a second apparatus, and an operational circuit, wherein the processor is to disable one or more power connections to the operational circuit in a standby mode. The apparatus further includes a standby mode control circuit, the standby control circuit to operate using a standby power source, wherein the standby mode control circuit is to detect a stimulus signal from the second apparatus and in response to the stimulus signal the standby control circuit is to signal the processor, the processor to enable the one or more power connections of the operational circuit.

Mechanism for low power standby mode control circuit

Embodiments of the invention are generally directed to testing of high-speed input-output devices. An embodiment of a high-speed input-output apparatus includes a transmitter and a receiver, and a loop-back connection from an output of the transmitter to an input of the receiver, the loop-back connection including a first connector and a second connector for transmission of differential signals. The apparatus further includes a first inductor having a first terminal and a second terminal and second inductor having a first terminal and a second terminal, the first terminal of the first inductor being connected to the first connector and the first terminal of the second inductor being connected to the second connector, the second terminal of the first inductor and the second terminal of the second inductor providing a test access port for direct current testing of the apparatus.

Testing of high-speed input-output devices

A bidirectional communications interface is provided that connects a transmitter and a receiver, or a transceiver, to a transmission line. Under an embodiment, the bidirectional interface generates positive and negative polarity data signals using two separate differential amplifiers that receive differential signal pairs from each side of a differential link to the transmission line and the transmitter. The bidirectional interface controls common mode rejection in each of the separate differential amplifiers using bias signals generated in response to an output common mode feedback voltage from each of the differential amplifiers. An output amplifier combines the positive and negative polarity data signals to form single-ended output logic signals. The output logic signals represent data received on the transmission line, and are provided to the receiver.

Bi-directional bridge circuit having high common mode rejection and high input sensitivity

In some embodiments, a chip includes transmitters to transmit differential signals on conductors; and current mode circuitry to selectively modulate a common mode voltage of the differential signals to communicate data. In other embodiments, a system includes a first chip to transmit first and second differential signals on conductors, and a second chip. The second chip includes receivers to receive the first and second differential signals from the conductors and provide received signals representative thereof, and current mode circuitry to selectively modulate a common mode voltage of either the first or second differential signals to communicate data and wherein the first chip includes common mode detection circuitry to detect changes in the common mode voltage. Other embodiments are described and claimed.

Current mode circuitry to modulate a common mode voltage

An output amplifier is provided for use in a bidirectional communications interface, for example, connecting a transmitter and a receiver to a transmission line. The output amplifier includes a differential amplifier pair connected to output circuitry. The differential amplifier pair receives differential data signal pairs from each of a transmission line and a transmitter. The output circuitry receives signals from the differential amplifier pair and, in response, forms single-ended output logic signals. The output amplifier suppresses electronic input noise throughput using an asymmetric transfer characteristic that offsets output signal logic levels with respect to input noise signal levels. The asymmetric transfer characteristic is produced by skewing a transfer characteristic of the differential amplifier pair using an asymmetrical transistor configuration at an output side of the differential amplifier pair. The output logic signals represent data received on the transmission line, and are provided to the receiver.

Transmitter and receiver using asymmetric transfer characteristics in differential amplifiers to suppress noise

A battery powered computing device has a channel configured as a single direct current balanced differential channel. A signal transmitter is connected to the channel. The signal transmitter is configured to apply clock edge modulated signals to the channel, where the clock edge modulated signals include direct current balancing control signals. A signal receiver is connected to the channel. The signal receiver is configured to recover the direct current balancing control signals.

Clock-edge modulated serial link with DC-balance control

A communication system including a transmitter, a receiver, and a TMDS-like link, in which video data and auxiliary data (typically including timing data associated with other auxiliary data) are transmitted from the transmitter to the receiver, or in which video data are transmitted over the link from the transmitter to the receiver, and auxiliary data (typically including timing data associated with other auxiliary data) are transmitted from the receiver to the transmitter. In typical embodiments the auxiliary data include one or more streams of audio data. Other aspects are transmitters and receivers for use in such a system, methods for sending auxiliary data and video data over a TMDS-like link, methods for transmitting and recovering clocks for auxiliary data transmitted over such a link, methods for synchronizing auxiliary data transmitted over such a link with video data transmitted over such a link, and methods for generating clocks having frequency closely matching the rate at which the auxiliary data are transmitted over such a link.

Method and apparatus for sending auxiliary data on a TMDS-like link

Growing community of inventors

Cupertino, CA, United States of America

Min-Kyu Kim