Panasonic Corporation

Matsushita Electric Industrial Co., Ltd.

Panasonic Intellectual Property Management Co., Ltd.

Joled Inc.

Toshiba Matsushita Display Technology Co., Ltd.

Mika Nakamura

Katsuji Hattori

Katsumi Adachi

Kenji Nakao

Junichi Kobayashi

Tsuyoshi Uemura

Shoichi Ishihara

Yoshinori Tanaka

Kiyohiro Kawasaki

Masumi Izuchi

Yosuke Izawa

Yutaka Nanno

Kenichi Masumoto

Keisuke Tsuda

Yukio Numata

Tomoyuki Maeda

Shinya Ono

Kazuo Inoue

Arinobu Kanegae

Hiroshi Kojima

Hiroshi Suenaga

Hiroki Taoka

Kazuyoshi Nishi

Hiroshi Tsutsu

Tetsuya Kawamura

Naomi Kaneko

Yuki Imai

Takashi Koizumi

A display device includes light-emitting pixels, a voltage source, power supply lines for supplying drive voltage from the voltage source to each light-emitting pixel, a voltage drop amount estimating unit which estimates an amount of voltage drop between the voltage source and each light-emitting pixel, using video data indicating light emission luminance of each light-emitting pixel, a first storage unit which holds correction information indicating light emission characteristics obtained when a driving transistor in the light-emitting pixel operates both in linear and saturated regions, a second storage unit which holds reference characteristic information indicating light emission characteristics obtained when the driving transistor operates in the saturated region, and a luminance signal correcting unit which generates the luminance signal by correcting a reference level of the luminance signal associated with the light emission luminance, based on the estimated amount of voltage drop and the correction information.

Display device and method for driving same

N drivers convert n digital values into n voltages. N amplifiers amplify the n voltages, thereby generate n drive voltages. An amplifier voltage supply supplies an amplifier voltage for driving the n amplifiers. An amplifier voltage controller detects a maximum digital value among a plurality of digital values, and sets the amplifier voltage to a voltage value dependent on the maximum digital value.

Drive voltage generator

An active matrix display apparatus comprises plural gate lines and plural source lines that are arranged such that the plural gate lines respectively intersect the plural source lines and light-emitting element circuits, which are provided to respectively correspond to intersections at which the plural gate lines intersect the plural source line. Additionally, each of the light-emitting element circuits includes a light-emitting element for emitting light according to a current supplied thereto, a drive transistor for controlling a current supplied to the light-emitting element, and a control transistor for controlling writing of an image signal to the drive transistor. Furthermore, the drive transistor has a body terminal and is configured to correct luminance of the light-emitting element using a voltage applied to the body terminal.

Pixel circuit and display apparatus

A display device includes luminescence pixels that each include a driving transistor, a luminescence element, and a switching transistor that switches between conduction and non-conduction between a data line and an anode or a cathode of the luminescence element. A data driving circuit supplies a signal voltage to the data line, and a bias supplying circuit supplies a predetermined bias voltage to the data line. A controller applies the predetermined bias voltage to the anode or the cathode of the luminescence element by causing a non-conduction state between the data line and the data driving circuit, causing a conduction state between the data line and the bias supplying circuit, and switching the switching transistor ON within a period in which a signal current does not flow to the luminescence element.

Display device and driving method thereof

An organic EL display panel includes: a P-type drive transistor having a gate connected to a capacitor and a drain connected to an organic EL element; an N-type drive transistor having a gate connected to the capacitor and a source connected to the organic EL element; a first power source line for applying a first voltage to the P-type drive transistor; a second power source line for applying, to the N-type drive transistor, a second voltage higher than the first voltage. The P-type drive transistor has characteristics such that a first gate voltage value corresponding to a predetermined current value in current-voltage characteristics of the organic EL element is a minimum voltage of the data voltage, and the N-type drive transistor has characteristics such that a second gate voltage value corresponding to the predetermined current value is greater than a third gate voltage value corresponding to a minimum current value of the organic EL element.

Organic electroluminescence display panel and method of driving the same

A display device includes a display that includes display elements arranged in lines of a matrix. Each display element is configured to emit light based on a video signal that is received by the display. A proportion determiner is configured to determine, for each line, a proportion of a single frame period during which each display element of a corresponding line is not to emit the light. A signal converter is configured to convert an amplitude of the video signal for each line according to the proportion determined for each line. A signal output is configured to output the video signal converted by the signal converter to the display as a converted video signal. A scanner is configured to output a scanning signal to the display for each line for inputting the converted video signal to the display elements of each line based on the proportion determined for each line.

Display devices and methods capable of reversing brightness deterioration in electroluminescence elements while maintaining display quality, with simple pixel circuits and no manufacturing yield reduction, are provided. A display device includes luminescence pixels that each include a driving transistor, a luminescence element, and a switching transistor which switches between conduction and non-conduction states between a data line and the luminescence element. A data driving circuit supplies a signal voltage to the data line and a bias supplying circuit supplies a specified bias voltage to the data line. A control unit applies the specified bias voltage to an anode or cathode of the luminescence element by causing conduction between the data line and the data driving circuit, causing non-conduction between the data line and the bias supplying circuit, and turning the switching transistor ON, all within a period in which a signal current does not flow to the luminescence element.

When composite image data including parts that were respectively in different data formats before combining, is conventionally edited, the whole composite image data is edited by using a same algorithm. The algorithm may not be an optimum algorithm for a certain part of the composite image data. In an improved structure, the format conversion unitconverts the format of the combining target image data, attaches, to each piece of pixel data, a flag indicating the data format before the conversion, and outputs the pixel data with the flag. The combining enginecombines together the image data output from the format conversion unit

Image synthesis device, image synthesis method, image synthesis program, integrated circuit

In a display control circuit for controlling a display of a display device, data which is stored in a memory is inputted to a FIFO circuit by a DMA controller, and the FIFO circuit transmits the stored data to the display device at a rising edge of an inputted clock PCLK. A clock mask circuit transmits the inputted clock PCLK to the display device as a display clock PCLK' while the FIFO circuit is not underflow. On the other hand, the clock mask circuit masks the inputted clock PCLK while the FIFO circuit is underflow, and transmits the display clock PCLK&#x2032; whose level is kept high to the display device. As a result, a display position of display data does not shift even if underflow occurs in the FIFO circuit.

Display control circuit and display system

An image synthesis apparatus stores a synthesis order in which input images are to be synthesized with each other, and first and second synthesis numbers respectively designating how many of the input images are to be synthesized to generate first and second output images. The image synthesis apparatus synthesizes the plurality of input images with each other sequentially in accordance with the synthesis order, and stores a resultant synthesized image. When the stored synthesized image is the first output image, generated by synthesizing the first synthesis number of input images in accordance with the synthesis order, the first output image is output to an external destination. When the stored synthesized image is the second output image, generated by synthesizing the first output image with the remaining input images in the synthesis order, the stored second output image is output to the external destination.

Image synthesis apparatus and image synthesis method

A method for providing a high-response and wide-viewing-angle liquid crystal panel capable of causing a transition of liquid crystal, called the OCB mode, into a bend configuration in a short time, by providing a period in which a potential difference higher than that in a normal image display period is continuously applied between gate lines and opposing electrodes or between pixel electrodes and the opposing electrodes of a liquid crystal panel.

Driving technique for activating liquid crystal device

A data transfer controller for transferring display data to N individual (where N is an integer, N&#x2267;2) display devices is disclosed. The data transfer controller includes a clock signal generating means, and a timing control means. The clock signal generating means generates clock signals. The timing control means adjusts the timing of the vertical synchronization signals included in the display data based on the clock signal for N individual display devices. The timing control means adjusts the timing of the vertical synchronization signals such that no vertical blanking period overlaps any other vertical blanking period, or adjusts the timing of the vertical synchronization signals such that no vertical display period overlaps a vertical display period of another display device among the display data transferred to each display device.

Control device for a plurality of display devices

There are disclosed methods for driving liquid crystal display apparatuses for certainly completing in a short time to performing a transition of liquid crystal molecules to a displayable alignment in liquid crystal display apparatuses such that an initial alignment of the liquid crystal molecules is different from the displayable alignment, typically an optically compensated bend mode liquid crystal display apparatus. A voltage is applied to a liquid crystal layer until display area in the liquid crystal layer is transformed to the displayable alignment. After the completion of the transition, a backlight is switched on to sift to a display-driving mode. In order to complete the transition in a short time, voltage pulse under the conditions (such as a frequency and a voltage value) determined in accordance with a temperature of a liquid crystal panel is applied to the liquid crystal layer.

Liquid crystal display apparatus and method for driving the same

To provide a high-response and wide-viewing-angle liquid crystal panel capable of causing a transition of liquid crystal, which is called the OCB mode, into a bend configuration in a short time, there is provided a period in which a potential difference higher than that in a normal image display period is continuously applied between gate lines and opposing electrodes or between pixel electrodes and the opposing electrodes of the liquid crystal panel. Also, ingenuities are exercised on the period in which the potential difference is continuously applied between them and on the structure of picture elements.

There are disclosed methods for driving liquid crystal display apparatuses for certainly completing in a short time to performing a transition of liquid crystal molecules to a displayable alignment in liquid crystal display apparatuses such that an initial alignment of the liquid crystal molecules is different from the displayable alignment, typically an optically compensated bend mode liquid crystal display apparatus. A voltage is applied to a liquid crystal layer until display area in the liquid crystal layer is transformed to the displayable alignment. After the completion of the transition, a backlight is switched on to shift to a display-driving mode. In order to complete the transition in a short time, voltage pulse under the conditions (such as a frequency and a voltage value) determined in accordance with a temperature of a liquid crystal panel is applied to the liquid crystal layer.

Growing community of inventors

Osaka, Japan

Mika Nakamura