Motorola Corporation

Freescale Semiconductor,inc.

Michael W Rhoades

James M Sibigtroth

Michael C Wood

George E Baker

George G Grimmer, Jr

Susan W Longwell

Methods and a device for performing coherent access requests are disclosed. The methods include receiving a first address associated with a first write or read request. During a write operation, if the first address is associated with a coherent access register, data to be written is stored at a data latch that is connected to a plurality of coherent data access registers. A second address and second data associated with a second write request are received. If the second address matches the first address, the second data and the latched first data are written to the coherent access register. By latching the first data and simultaneously writing the latched first data and the second data, overall coherency of the written data is maintained.

Data transfer coherency device and methods thereof

Coherent access register data transfer device and methods thereof

A microcontroller (20) provides security for internal instructions and data while allowing instruction fetches to external, off-chip memory connected to an expansion bus (30). A central processing unit (CPU) (21) provides a load instruction register signal to indicate when an access is an instruction fetch. When the load instruction register signal is active while the address is within the range of an on-chip nonvolatile memory (25), a security logic circuit (40) is reset to a first state. In this first state, the security logic circuit (40) also allows non-instruction fetches from the nonvolatile memory (25). However when the load instruction register signal is active while the address is not within the range of the nonvolatile memory (25), the security logic circuit (40) is set to a second state. While in this second state, the security logic circuit (40) disables attempted accesses to the nonvolatile memory (25). The security feature is selectively enabled or disabled as determined by a configuration register (23).

Microcontroller with security logic circuit which prevents reading of

A data processor with memory within a single integrated circuit package provides a programmable 'secure mode' of operation to selectively restrict access and protect information stored in its memory. The secure mode of operation is included in addition to a 'single chip mode' wherein the data processor accesses both data and instructions strictly from within the single integrated circuit package. An 'expanded mode' of operation also exists wherein the data processor may access either internal or external memory for both instructions and data. The secure mode of operation restricts accesses of instructions to memory contained within the single integrated circuit while allowing data accesses to memory either internal or external to the integrated circuit. The secure mode is accomplished by selectively isolating internal data/instruction bus transfer activity from an external data/instruction bus.

Integrated circuit microcontroller with on-chip memory and external bus

Growing community of inventors

Austin, TX, United States of America

Michael W Rhoades