Bull Hn Information Systems, Inc.

Michael Meduna

David A Egolf

Jon Keil

Jesse D Hunter

Michel Brown

A processor in a data processing system having multiple cache memories performs cache memory or processor module affinity dispatchin. Processes awaiting dispatch are stored in prioritized queues. Each queue has a priority chain, and a chain for each cache memory or processor module, with each chain containing processes ready for dispatch. The dispatcher checks the queues in priority order, starting with the priority chain for a queue, followed by the chain corresponding to the cache memory or processor module that the process last executed upon, followed by chains corresponding to other cache memories or processor modules.

Growing community of inventors

Phoenix, AZ, United States of America

Michael Meduna