Lucent Technologies Inc.

Agere Systems Inc.

Michael L Snodgrass

Jin Liu

Tao Wang

Stefan Allen Siegel

Wen Zhu

Jia Jing Wang

A read activity detector circuit for use in a random access memory array includes a plurality of synchronizer circuits operative to receive a plurality of respective reference clock signals having a frequency that is substantially the same as a core reference clock and having different phases relative to one another. Each of the synchronizer circuits, in response to a first control signal presented thereto, generates an output signal having a rising edge or a falling edge which is substantially aligned to a rising edge or a falling edge of the reference clock signal corresponding thereto. The activity detector circuit further includes a controller operative to receive the respective output signals from the plurality of synchronizer circuits and to generate an output signal as a function thereof which is indicative of data to be read from the random access memory array.

Reducing read data strobe latency in a memory system

An apparatus and method is provided that improves the dynamic range of an optical transimpedance receiver. The receiver includes a photodetector, a transimpedance front end amplifier and a non-liner feedback. The non-linear feedback means consists of a Schottky diode and shunting the transimpedance resistor with a parasitic capacitor. A lead compensation network is further included in the feedback circuitry to provide stability to the non-linear circuit by advancing the phase shifting of the transimpedance front end by 45 degrees. By stabilizing the frequency off the circuit, the dynamic range is increased from 26.6 dB to 40 dB.

Optical transimpedance receiver with compensation network

Growing community of inventors

Allentown, PA, United States of America

Michael L Snodgrass