Vlsi Technology, Inc.

Michael James Fickes

Franklyn H Story

Koichi Eugene Nomura

A testing apparatus and method are for testing a plurality of logic blocks within an integrated circuit. The integrated circuit includes a test data input bus, a test data output bus coupled to the output of each logic block, and test enable means which includes selection means coupled between the plurality of logic blocks and the test data input bus. The test enable means selects a first logic block from the plurality of logic blocks, and the selection means selectively inputs to each logic block either normal operating input or the test data. The test results are received from the first logic block through the test data output bus.

Growing community of inventors

Tempe, AZ, United States of America

Michael James Fickes