Motorola Corporation

Other

Freescale Semiconductor,inc.

Nxp Usa, Inc.

Michael E Gladden

Robert J Skruhak

Gary L Miller

Eytan Hartung

Oded Yishay

Chinh H Le

Jose A Lyon

David D Barrera

William P Laviolette

Cheri L Harrington

Blaine M Prestwich

A system in a package (SIP) has a first die with a first internal voltage level, first die-to-die output circuitry, first die-to-die input circuitry, and first internal logic and a second die with a second internal voltage level, second die-to-die output circuitry, second die-to-die input circuitry, and second internal logic. A first signal is provided to the second internal logic via the first die-to-die output circuitry and the second die-to-die input circuitry, wherein each of the first die-to-die output circuitry and second die-to-die input circuitry selectively level shift the first signal based on the first and second internal voltage levels. A second signal is provided to the first internal logic via the second die-to-die output circuitry and the first die-to-die input circuitry, wherein each of the second die-to-die output circuitry and first die-to-die input circuitry selectively level shift the second signal based on the first and second internal voltage levels.

Systems and methods for supplying reference voltage to multiple die of different technologies in a package

A source clock signal is received from a primary semiconductor device by a secondary semiconductor device via an interconnect. A local clock signal is generated on the secondary semiconductor device based on the source clock signal. A mode control signal is generated on the secondary semiconductor device, where the mode control signal indicates one of an unlock mode of operation and a lock mode of operation of the secondary semiconductor device. A physical interface (PHY) clock signal is generated based on the local clock signal, where the PHY clock signal includes the local clock signal during the lock mode, and the PHY clock signal includes an inverted version of the local clock signal during the unlock mode. Data received from the primary semiconductor device via the interconnect is latched at a positive edge of the PHY clock signal during the unlock mode and the lock mode.

Synchronous communication between system in package (SiP) devices

An integrated circuit microprocessor (30) accesses external memory using internally-generated control signals having programmable memory access interface types. A register (61), associated with a memory region, stores an encoded value. During an access to that memory region, a decoder (63) decodes the encoded value to provide a decoded signal. If the decoded signal is in a legal state, then an access controller (64) activates external control signals with timing corresponding to the legal state. If the decoded signal is in a reserved state, then the access controller (64) prevents the access from taking place by keeping the external control signals inactive, preventing software errors from resulting in illegal accesses. For one legal memory access type, the early synchronous output enable access type, the access controller (64) activates an output enable signal at a clock transition but doesn't latch the corresponding data until the next transition, allowing efficient accesses to memory devices with slower memory cores.

Integrated circuit microprocessor with programmable memory access

A compensation circuit (64) for ensuring that a first conductor (60) of a plurality of parallel conductors (60, 61, 62) in a bus (50) remains at a logic high voltage when a second conductor (61) adjacent to the first conductor (60) transitions from a logic high voltage to a logic low voltage. The compensation circuit (64) senses when the voltage on the second conductor (61) is reduced from a logic high voltage to a logic low voltage, and causes the first conductor (60) to be coupled to a power supply voltage terminal to prevent a logic high voltage on the first conductor (60) from being reduced toward a logic low voltage due to a capacitive coupling between the first conductor (60) and the second conductor (61).

Data processing system having a compensation circuit for compensating

A method and apparatus for scan testing an array (20) in a data processing system (10). In one form, the present invention uses a scanning sense amplifier (22x) which can perform the three functions of a sense amplifier, a master test latch for scan testing, and a slave test latch for scan testing. Using one scanning sense amplifier (22x) to perform all three functions reduces the amount of circuitry required to scan test an array (20). The same stimulus is applied twice to the array (20); and half of the output data bits are scanned out during each application of the stimulus. One extra output data bit is also scanned out during each application of the stimulus. The end result is a reduction in the circuitry required to perform scan testing.

Method and apparatus for scan testing an array in a data processing

A data processor microsequencer having a non-multiplexed internal address bus is provided. The microsequencer includes a nanoROM, for providing control information to an execution unit, an entry point PLA for decoding a macroinstruction address and providing an initial microinstruction address, and a microROM, for providing the next microinstruction address during instruction sequencing. The entry PLA accesses macroinstructions from an instruction pipeline, and decodes the macroinstructions, thereby providing an initial microinstruction address for the microroutine to perform the macroinstruction. The initial microinstruction address is temporarily stored in a microprogram counter latch (uPC) and provided to the microROM or the nanoROM for decoding. The microROM decodes the initial microinstruction address and provides N output bits which are routed directly into the PLA, and subsequently provided to the uPC. The uPC selectively transfers the next microaddress to the microROM, and the microROM decodes the next microaddress, thereby providing subsequent microaddresses in the microroutine directly to the PLA. Strobe circuitry selectively activates either the microROM and the PLA, and in so doing, determines which unit provides the microaddress to the uPC.

Microprogrammed data processor which includes a microsequencer in which

A data processing system (10) has a control selector (30) which has at least one conductor used for the common functions of shifting data and controling the generation of constants in an execution unit (26). A logic circuit (34) provides control signals to enable the control selector (30) to perform an information transfer, a shift operation, or a constant generation function. A plurality of constant signals enables a plurality of transistors (82, 114, 130, 84, 132, 86, 134) to generate a plurality of constant values. During an operation to shift data, a portion of the logic circuit (30) which generates a constant value is disabled by a Shift Disable signal. The conductors used to enable the control electrodes of the transistors during a constant generation function are used to shift data a predetermined number of bits when two shift signals are asserted.

Data processing system for performing a shifting operation and a

Data processing units (14) within an integrated circuit (10) are connected by a common bus (16). Each data processing unit follows a predetermined protocol for communicating to other data processing units via the common bus (16). Further, predetermined control and/or data processing signals within the common bus (16) are multi-tasked (i.e. function multiplexed) for a normal and special modes of operation. A state machine (21) within each data processing unit (12) controls a clock circuit (23). The state machine (21) has a predetermined state diagram for controlling clock signals associated with the predetermined modes of operation.

Data processing system with shared control signals and a state machine

A clock generator (30) dynamically generates a system clock in response to a high or a low frequency oscillator. An amplified oscillator input is provided to a first input of a multiplexor (62), a divider (56), and a comparator circuit (58, 60). Divider (56) divides an oscillator input frequency to provide a divided input to a second input of multiplexor (62). Comparator circuit (58,60) compares the input frequency with a reference frequency to determine whether the input frequency is high or low. If the input frequency is low, multiplexor (62) is enabled to provide the oscillator input as the system clock. If the input frequency is high, multiplexor (62) provides the divided input as the system clock. Additionally, comparator circuit (58,60) provides a control signal to enable an amplifier (50) to amplify the oscillator input using a high or low gain factor in accordance with the input frequency.

Growing community of inventors

Austin, TX, United States of America

Michael E Gladden