Freescale Semiconductor,inc.

Motorola Corporation

Michael D Fitzsimmons

William C Moyer

Brett W Murdock

Thomas E Tkacik

Lawrence Loren Case

Douglas Allan Hardy

Richard G Collins

Brian M Millar

Darrell L Carder

Mark D Redman

John E Spittal, Jr

Jonathan Lutz

Gregory Schmidt

Jeffrey William Scott

John J Vaglica

Jason T Nearing

Steven R Tugenberg

James C Nash

Steven Tugeberg

A processor, scan controller, and method for protecting sensitive information from electronic hacking is disclosed. To maintain the security of the sensitive data present in a processor, the scan controller denies access to the scan chain until data is cleared from scan-observable portions of the processor, then clears the scan chain again prior to exiting test mode and resuming normal operation. Clearing or otherwise modifying data stored in the scan-observable portions of a processor when transitioning to and/or from a test mode will prevent unauthorized personnel from simply shifting secure data out of the scan chain, and from pre-loading data into the scan chain prior to normal operation in an attempt to set sensitive state information.

Method and apparatus for secure scan testing

A system and method time orders events that occur in various portions of the system () where different time domains () exist. Timestamping circuitry (e.g.) is provided in each of a plurality of functional circuits or modules (). The timestamping circuitry provides a message that indicates a point in time when a predetermined event occurs. An interface module () is coupled to each of the plurality of functional circuits (). The interface module () provides control information to the plurality of functional circuits () to indicate at least one operating condition that triggers the predetermined event, and to optionally specify a message format. The interface module () provides a timestamping message from one, several or all time domains at a common interface port ().

Apparatus and method for time ordering events in a system having multiple time domains

A method for providing endianness control in a data processing system includes initiating an access which accesses a peripheral, providing a first endianness control that corresponds to the peripheral, and completing the access using the endianness control to affect the endianness order of the information transferred during the access. In one embodiment, the first endianness control overrides a default endianness corresponding to the access. The default endianness may be provided by a master endianness control corresponding to a master requesting the current access. A data processing system includes a first bus master, first and second peripherals, first endianness control corresponding to the first peripheral and second endianness control corresponding to the second peripheral, and control circuitry which uses the first endianness control to control endianness for an access between the first bus master and the first peripheral. In one embodiment, the data processing system may include multiple masters.

Method and apparatus for endianness control in a data processing system

A method is disclosed whereby a priority amongst transactions capable of being processed at a common time is determined based upon a transaction identifier associated with each of the transaction. The transaction identifier can either directly indicate a priority amongst the transactions, or use to index storage locations that indicate priority values. The transaction identifiers can be selected to be associated with a transaction by the requesting device or other priority determination module based upon predefined criteria.

Method of accessing information and system therefor

One embodiment of the present invention provides a flexible peripheral access protection mechanism within a data processing system () in order to obtain a more secure operating environment. For example, the data processing system may include a combination of secure () and unsecure bus masters () needing to access shared peripherals (). One embodiment allows for the dynamic update by a secure bus master () of access permissions corresponding to each unsecure bus master for each peripheral. A secure bus master is therefore able to establish which unsecure bus masters have permission to access which peripheral in order to protect the data processing system from corruption due to errant or hostile software running on unsecure bus masters. Through the use of a bus master identifier (), access to the requested peripheral is either allowed or denied based on the permissions established by the secure bus master.

Data processing system with peripheral access protection and method therefor

In one embodiment, a data processing system () has a processor () coupled to a bus, where the data processing system () includes access error detection circuitry () and access error response circuitry (), each coupled to the bus (). The access error detection circuitry detects an access error in the data processing system. The access error response circuitry initiates replacement of an existing value on the bus with a predetermined value when the access error has been detected, and continues to replace the existing value on the bus with the predetermined value when the access error has been detected and a persistent mode indicator has been asserted. The predetermined value may correspond to a predetermined instruction value () or a predetermined data value (). In one embodiment, different values for the predetermined value may be used depending on the current operating mode of the data processing system.

Method and apparatus for responding to access errors in a data processing system

The invention relates to an integrated circuit (IC), and more particularly to security to protect an IC () against unauthorized accesses. In one embodiment, an identifier is provided external to IC. A corresponding input IC security key () is then provided to ICand compared to a stored IC security key (). If the input IC security key () and the stored IC security key () do not match, access to protected functional circuitry () is prohibited. The present invention may use any debug interface, including standard debug interfaces using the JTAG 1149.1 interface defined by the IEEE.

Integrated circuit security and method therefor

A crossbar switch () arbitrates for access from multiple bus masters (and) to multiple addressed slave ports (and) that have overlapping address ranges. In one form, the address ranges are the same address range. The crossbar switch () uses shared slave port control circuitry (), configuration registers () and slave port arbiter logic (and) to arbitrate for access when all the addressed ports are busy. A determination is made as to whether new access requests are higher or lower in priority than existing accesses. A determination on where to direct a new access request is made based upon a prediction of which of certain multiple accesses will complete first based on various factors including the number of data beats requested as well as wait state information. In one mode, the wait state information is determined dynamically.

Method of accessing memory via multiple slave ports

Systems and methods are discussed to identify a recoverable state in a low power device. A low power device having an arbiter to grant system bus access to a plurality of bus masters is set to initiate a low power mode of operation. A low power controller within the low power device provides a request to the bus arbiter to initiate a low power mode. The bus arbiter stops granting bus requests to the bus masters and identifies when the system bus has processed all current bus accesses. When the system bus is idle, the bus arbiter returns a bus grant signal to the low power controller. Clocks associated with the bus masters are disabled to suspend the bus arbiters and allow less power to be consumed by the low power device.

Low power system and method for a data processing system

A system () having a plurality of bus masters () coupled to an arbiter () is disclosed. An arbiter () is coupled to a first storage location () and a second storage location (), where the first and second storage locations store bus master parking information for a system bus (). The arbiter () receives a parking context indicator () that is used to select one of the first and second storage locations () to provide bus master parking information to the arbiter ().

Method and system of bus master arbitration

Crossbar switch that supports a multi-port slave device and method of operation

A real-time processor debug system that selectively samples address and data signals of a virtual bus of a core processor during real-time operations to reduce power consumption and to minimize performance impact due to bus loading. Gating logic for an embedded processor provides the virtual bus signals of a core processor, including address and data signals, to a debug interface of an embedded system chip or integrated circuit (IC). The gating logic receives update data and update address signals from the debug interface to control switching on corresponding debug address and data buses. The core processor provides processor status signals to the debug interface so that the debug interface determines the particular transaction being performed by the core processor. The processor status signals indicate change of flow (COF) events as well as instruction fetch or data fetch cycles.

Real-time processor debug system

A data processing system ( ) is configured when coming out of reset using memories of various bit widths ( ). The bytes that make up the reset vector ( ) are fetched individually through separate memory operations from the memory that stores the reset vector. These bytes are stored in a pre-determined manner within each of the potential memory structures ( ) such that predetermined addresses will retrieve the different bytes on the same portion of the data bus. A configuration value ( ) portion of the reset vector ( ) retrieved may be used to configure various parameters ( ) within the data processing system ( ) such that parameters related to the memory or other functional characteristics of the system are initialized. The configuration value ( ) may include data and control sections such that the control section determines how the data section of the configuration value ( ) is applied to various parameters within the data processing system ( ).

Apparatus and method for configuring a data processing system by retrieving a configuration value from storage device using reset vector and configuring parameters after reset

A method and apparatus for processing multi-cycle instructions. In one embodiment, the method includes beginning execution of a multi-cycle instruction by the processing device, and, during execution of the multi-cycle instruction, comparing a threshold value to a count value that indicates a number of remaining cycles before completion of the multi-cycle instruction. In one embodiment, the apparatus includes a processing unit. The processing unit includes an interrupt control module that has an interrupt request signal input and a second input to receive a multi-cycle instruction interrupt signal. The multi-cycle instruction interrupt signal is to indicate an interruptible interval when an interrupt of a multi-cycle instruction is permitted prior to completion of the multi-cycle instruction.

Growing community of inventors

Austin, TX, United States of America

Michael D Fitzsimmons