Creeled, Inc.

Cree Gmbh

Michael Check

David Suich

Colin Kelly Blakely

Steven Wuester

Robert Wilcox

Kevin Haberern

Joseph G Sokol

Andre Pertuit

Seth Joseph Balkey

Thomas Celano

Justin White

Luis Breva

Daniel E Stasiw

Colin Stuart

Tucker McFarlane

Solid-state lighting devices including light-emitting diodes (LEDs) and more particularly sealing structures for LED packages are disclosed. Sealing structures include multiple seals within an LED package that provide a multiple barrier structure for enhanced protection from elemental ingress from a surrounding environment. Certain seals may be provided as bonding materials between cover structures and submounts of LED packages, thereby enclosing LED chips. Additional seals may be provided as coatings on surfaces of LED chips and/or submounts that are between cover structures and LED chips. Sealing structures may include multiple levels of hermetic seals with LED packages.

Sealing structures for light-emitting diode packages

Light-emitting diodes (LEDs), and more particularly contact structures of LED chips for improved current injection are disclosed. Exemplary LED chips include an n-contact structure that forms part of a cathode connection. N-contact structures are provided that form a grid structure that is electrically coupled at an n-type layer across the LED chip so that current is coupled to and spread along the n-type layer. N-contact structures are provided that reside along streets formed between active LED structure mesas. N-contact structures are provided that are embedded within one or more layers of an LED chip, including reflective layers and/or dielectric layers. By providing such n-contact structures along the n-type layer, increased contact between the n-type layer and the n-contact structure may promote improved current spreading and/or current injection while also providing increased thermal spreading in LED chips. Additionally, increased edge profiles of active LED structure mesas may provide increased light extraction.

Contact structures of LED chips for current injection

Solid-state lighting devices, and more particularly to a three-dimensional (3D) light-emitting diode (LED) device and a method of manufacture are disclosed. A submount of the LED can have several submount portions that are angled with respect to each other, and LED chips can be mounted on each submount portion, such that the LED chips of the device are angled at different angles with respect to each other. In an embodiment, the LED device can include a heatsink that is in contact with each of the submount portions to channel heat away from the LED chips. The LED chips can be mounted on the submount portions when all submount portions are laying flat, and then the submount portions can be pushed or punched into their respective angles.

Three dimensional LED device and method of manufacture

A light-emitting diode (LED) chip with reflective layers having high reflectivity. The LED chip may include an active LED structure including an active layer between an n-type layer and a p-type layer. A first reflective layer is adjacent the active LED structure and comprises a plurality of dielectric layers with varying optical thicknesses. The plurality of dielectric layers may include a plurality of first dielectric layers and a plurality of second dielectric layers of varying thicknesses and compositions. The LED chip may further include a second reflective layer that includes an electrically conductive path through the first reflective layer.

Reflective layers for light-emitting diodes

Lumiphoric materials and corresponding light-emitting devices, and more particularly localized surface plasmon resonance for enhanced photoluminescence of lumiphoric materials are disclosed. Plasmonic materials are disclosed that are configured to induce localized surface plasmon resonance and excite a corresponding localized surface plasmon enhanced electric field in response to incident light. An increase in photoluminescence of lumiphoric materials may be realized when the lumiphoric materials are arranged within the localized surface plasmon enhanced electric field. Plasmonic materials are disclosed that include various arrangements of nanoparticles and/or patterned structures with corresponding dielectric materials that are collectively arranged in close proximity to lumiphoric materials.

Localized surface plasmon resonance for enhanced photoluminescence of lumiphoric materials

A light-emitting diode (LED) chip with reflective layers having high reflectivity is disclosed. The LED chip may include an active LED structure including an active layer between an n-type layer and a p-type layer. A first reflective layer is adjacent the active LED structure and comprises a plurality of dielectric layers with varying optical thicknesses. The plurality of dielectric layers may include a plurality of first dielectric layers and a plurality of second dielectric layers of varying thicknesses and compositions. The LED chip may further include a second reflective layer that includes an electrically conductive path through the first reflective layer. An adhesion layer may be provided between the first reflective layer and the second reflective layer. The adhesion layer may comprise a metal oxide that promotes improved adhesion with reduced optical losses.

Light-emitting diode (LED) packages, and more particularly broad electromagnetic spectrum LED packages are disclosed. Individual LED packages are disclosed that are capable of emitting various combinations of peak wavelengths across a broad electromagnetic spectrum, including one or more combinations of ultraviolet, visible, and infrared peak wavelengths. Such LED packages may also be broadly tunable across portions of the electromagnetic spectrum ranging from ultraviolet to infrared wavelengths. By providing such capabilities within a single light source provided by a single LED package, larger and more complex systems for broadband emissions that include multiple light sources, complex optical systems, mirrors, filters, and additional components may be avoided. LED chip arrangements, control schemes, and encapsulant arrangements are also disclosed for such broad electromagnetic spectrum LED packages.

Broad electromagnetic spectrum light-emitting diode packages

Light-emitting diodes (LEDs), and more particularly edge structures for light shaping in LED chips are disclosed. Edge structures may include a repeating pattern of features that is formed along one or more mesa sidewalls of active LED structure mesas. Such active LED structure mesas may include a p-type layer, an active layer, and at least a portion of an n-type layer. Features of the repeating pattern may be configured with a size and/or shape to promote redirection of laterally propagating light from the active layer at the mesa sidewalls. In this manner, light that may otherwise escape the LED chip at the mesa sidewalls may be redirected toward an intended emission direction for the LED chip. Certain aspects include reflective structures that are provided on the active LED structures mesas and are further arranged to extend past the active LED structure mesas to cover the repeating pattern of features.

Edge structures for light shaping in light-emitting diode chips

Solid-state lighting devices including light-emitting diodes (LEDs) and more particularly LED chips with interconnect structures are disclosed. LED chips are provided that include first interconnects electrically coupled to an n-type layer and second interconnects electrically connected to a p-type layer. Configurations of the first and second interconnects are provided that may improve current spreading by reducing localized areas of current crowding within LED chips. Various configurations are disclosed that include collectively formed symmetric patterns of the first and second interconnects, diameters of certain ones of either the first or second interconnects that vary based on their relative positions in LED chips, and spacings of the second interconnects that vary based on their distances from the first interconnects. In this regard, LED chips are disclosed with improved current spreading as well as higher lumen outputs and efficiencies.

Interconnects for light emitting diode chips

Solid-state lighting devices including light-emitting diodes (LEDs) and more particularly LED chip structures with electrical overstress protection are disclosed. LED chip structures are disclosed that include built-in electrical overstress protection. An exemplary LED chip may include an active LED structure that is arranged as a primary light-emitting structure and a separate active LED structure that is arranged as an electrical overstress protection structure. The electrical overstress protection structure may be electrically connected in reverse relative to the primary light-emitting structure. In this manner, under normal operating conditions, forward current will flow through the primary light-emitting structure to generate desired light emissions, and during an electrical overstress event, reverse current may flow through the electrical overstress protection structure, thereby protecting the light-emitting structure from damage.

Light-emitting diode chip with electrical overstress protection

Solid-state lighting devices including light-emitting diodes (LEDs) and more particularly LED chip structures are disclosed. LED chip structures are disclosed that include reduced bonding topography between active LED structures and carrier submounts. For certain LED chip structures, active LED structures are formed on a growth substrate and subsequently bonded to a carrier substrate. Bonding between active LED structures and carrier submounts is typically provided by metal bonding materials. By providing reduced bonding topography between active LED structures and carrier submounts, bonding strength of metal bonding materials may be improved. Electrical connection configurations for certain layers of active LED structures are disclosed that promote reduced bonding topography. Peripheral border configurations of carrier submounts are also disclosed with that promote reduced bonding topography along the peripheral borders.

Growing community of inventors

Apex, NC, United States of America

Michael Check