Indian Institute of Technology Bombay

Mayank Shrivatsava

Ramgopal Rao

Maryam Shojaei Baghini

Dinesh Kumar Sharma

A nonvolatile floating gate analog memory cell () comprising a transistor having a source () and drain () formed inside a substrate or on an insulator body (not shown) and separated by a channel (). The memory cell comprises at least one floating gate () formed on one side of the source and drain. () is a control gate formed on one side of the floating gate and connected to a first voltage (). () is a back gate formed on the other side of the source and drain and connected to a second voltage (). The channel is separated from the floating gate and the back gate by an insulation layer (). The control gate is separated from the floating gate by an insulation layer () and the source and drain are isolated from the back gate, control gate and floating gate(s) by a spacer (). The second voltage changes the intrinsic threshold voltage linearly during programming so that the programmed threshold voltage corresponds to the second voltage.

Growing community of inventors

Mumbai, India

Mayank Shrivatsava