Hitachi, Ltd.

Masumi Terao

Koichi Okazawa

Masaya Umemura

Takashi Moriyama

Masahide Tsuboi

Michinori Naitoh

Hiroshi Murashima

An information processing apparatus with a hierarchized bus structure having a system bus connected to central processing units and cache memories and an I/O bus connected to I/O devices. In response to a DMA request from the I/O device, a memory controller connected to both buses and to a main memory compares previous snoop addresses stored in a buffer memory of the memory controller with a current address contained in the DMA request to check whether the current DMA request is coincident with the past snoop process. If the comparison indicates a coincident snoop process, a snoop access process request is inhibited to be output to the system bus and cache memory. With this operation, the number of snoop accesses for DMAs to the same block of the cache memory can be reduced and a time during which the system bus is occupied can be shortened, to thereby improve the system performance.

Growing community of inventors

Owariasahi, Japan

Masumi Terao