International Rectifier Corporation

Infineon Technologies Austria Ag

Infineon Technologies Americas Corp.

Massimo Grasso

Marco Giandalia

Sergio Morini

Toshio Takahashi

Niraj Ranjan

Min Fang

Marco Passoni

Cesare Bocchiola

Giovanni Galli

Anton Mauder

Aldo Torti

Christian Locatelli

Andrea Merello

Edward Fürgut

Marco Palma

Davide Respigo

Muthu Subaramanian

Jonas Aleksandravicius

Andrea (Francesco) Merello

Alessandro Rugginenti

Amedeo Paganini

David Respigo

Stefano Ruzza

A power switching assembly includes a first driver circuit and a second driver circuit. The first driver circuit is supplied via a first internal supply node and a first reference node and drives a first gate signal. The second driver circuit is supplied via a second internal supply node and a second reference node and drives a second gate signal. The first gate signal and the second gate signal are configured to be in phase with each other. The first reference node and the second reference node are separated. A first buffer capacitor is electrically connected between the first internal supply node and the first reference node. A second buffer capacitor electrically connected between the second internal supply node and the second reference node.

Gate driver circuit and power switching assembly with gate driver circuit

A multi-voltage domain device includes a semiconductor layer including a first voltage domain, a second voltage domain, and an isolation region that electrically isolates the first voltage domain and the second voltage domain in a lateral direction. The isolation region includes at least one deep trench isolation barrier. A layer stack is arranged on the semiconductor layer and includes a stack insulator layer, a first coil arranged in the stack insulator layer, and a second coil arranged in the stack insulator layer and laterally separated from the first coil in the lateral direction. The first and second coils are magnetically coupled to each other in the lateral direction. The first coil includes terminals arranged vertically over the first region and are electrically coupled to the first voltage domain, and the second coil includes terminals arranged vertically over the second region and are electrically coupled to the second voltage domain.

Lateral coreless transformer

A gate driver includes a high-side region that operates in a first voltage domain, a low-side region that operations in a second voltage domain lower than the first voltage domain, a termination region interposed between the high-side region and the low-side region and configured to isolate the first voltage domain from the second voltage domain, a high-side gate driver disposed in the high-side region and configured to drive a high-side power transistor, a low-side gate driver disposed in the low-side region and configured to drive a low-side power transistor, and a plurality of termination diodes disposed in the termination region and configured to transmit information bits between the high-side region and the low-side region, where each of the plurality of termination diodes includes an anode coupled to the low-side region and a cathode coupled to the high-side region.

Low power cycle to cycle bit transfer in gate drivers

According to an exemplary implementation, an integrated circuit (IC) includes a logic circuit monolithically formed on the IC. The logic circuit is configured to generate modulation signals for controlling power switches of a power inverter. The logic circuit generates the modulation signals based on at least one input value. The IC further includes a voltage level shifter monolithically formed on the IC. The voltage level shifter is configured to shift the modulation signals to a voltage level suitable for driving the power switches of the power inverter. The logic circuit can be a digital logic circuit and the input value can be a digital input value. The IC can also include a sense circuit monolithically formed on the IC. The sense circuit is configured to generate the input value.

System on chip with power switches

According to an exemplary implementation, a level shifter includes a low voltage circuit and a high voltage circuit. The low voltage circuit is configured to provide a differential signal to the high voltage circuit through a capacitive isolation barrier. The high voltage circuit is configured to receive the differential signal from the low voltage circuit through the capacitive isolation barrier so as to level shift the differential signal from a first ground of the low voltage circuit to a second ground of the high voltage circuit. The high voltage circuit is further configured to provide a feedback signal to the low voltage circuit through the capacitive isolation barrier. The low voltage circuit can be configured to receive the feedback signal from the low voltage circuit between edges of the differential signal.

Level shifter utilizing a capacitive isolation barrier

System on chip for power inverter

According to an exemplary implementation, a level shifter includes a low voltage circuit and a high voltage circuit. The low voltage circuit is configured to provide a differential signal to the high voltage circuit. The high voltage circuit is configured to receive the differential signal from the low voltage circuit so as to level shift the differential signal from a first ground of the low voltage circuit to a second ground of the high voltage circuit. The differential signal is provided by the low voltage circuit responsive to a feedback signal from the high voltage circuit. The feedback signal can indicate common mode noise in the level shifter. Furthermore, the low voltage circuit can be configured to refresh the differential signal responsive to the feedback signal.

Level shifter having feedback signal from high voltage circuit

Level shifter utilizing bidirectional signaling through a capacitive isolation barrier

An integrated ground fault detection circuit in accordance with an embodiment of the present application includes a shunt resistor provided on a positive rail of a DC bus, a high voltage pocket including a sensory circuit connected to the shunt resistor and operable to detect a fault condition indicating a short circuit and a transmitter section operable to continuously transmit a fault condition signal indicating the fault condition and a low voltage pocket including a receiver operable to receive the fault condition signal from the sensory circuit and a logic unit, connected to the receiver, and operable to provide a fault output signal indicating the presence of a fault condition based on the fault condition signal.

Ground fault detection circuit for use in high voltage motor drive applications

A planar transformer arrangement and method provide isolation between an input signal and an output signal. The planar transformer arrangement includes a planar medium having a first layer, a second layer, and a dielectric interlayer arranged between the first and second layers; at least one meandering primary winding arranged on the first layer of the planar medium, a current flow being induced within the primary winding in accordance with the input signal; at least one meandering secondary winding arranged on the second layer of the planar medium, the primary and secondary windings forming a planar transformer, whereby a voltage is induced across the secondary winding in accordance with the current flow within the primary winding; and a mode elimination arrangement configured to produce a compensated voltage by compensating for a common mode interference on the voltage induced across the secondary winding, the mode elimination arrangement being further configured to generate the output signal in accordance with the compensated voltage; wherein the dielectric interlayer of the planar medium provides a voltage isolation between the primary and secondary windings.

Planar transformer arrangement

A circuit for indirectly measuring a sign of a current flowing in an inverter stage coupled to a phase of a motor or indirectly measuring the sign of the voltage induced by a counter Electromotive Force (EMF) in a coil of the phase of the motor, the inverter stage being connected between a power supply and the ground. The circuit includes a gate driver circuit coupled to the inverter stage for alternatively connecting the phase of the motor to the power supply and to ground, the gate driver circuit having a current sign detection circuit, wherein the current sign detection circuit senses the sign of the current flowing in the inverter stage, or the sign of the counter EMF for controlling the commutation of switches in the inverter stage.

Switching node based sensorless motor control for PM motor

A startup circuit for providing a startup voltage from a high voltage DC bus voltage to an application circuit, the startup circuit comprising an integrated circuit package for at least a control circuit for driving at least one power switch of the application circuit having a low voltage terminal; a dropping resistor in the integrated circuit package having a first terminal for coupling to the high voltage DC bus and a second terminal, the dropping resistor dropping the high voltage DC bus voltage to a reduced voltage and providing the reduced voltage at the second terminal; further comprising a low voltage regulator coupled to the second terminal for using the reduced voltage for enabling generation of a regulated startup low voltage DC output at a preset level at the low voltage terminal for powering at least one part of the application circuit during startup of the application circuit, wherein the high voltage DC bus voltage is the only voltage source provided externally to the integrated circuit package.

Start-up circuit for providing a start-up voltage to an application circuit

A safety circuit for providing protection against failures that impact safety of an inverter circuit driving a Permanent Magnet Synchronous Motor (PMSM) including high and low side switches connected in a bridge and driven by a gate driver circuit during operation of the PMSM in a field weakening mode, the gate driver circuit including stages for driving the high and low side switches, the safety circuit comprising a main power supply and a back-up power supply for supplying voltage to the gate driver circuit driving the switches of the bridge of the inverter circuit, wherein if the main power supply fails to deliver adequate power to the gate driver circuit, the back-up power supply provides power to the gate driver circuit to allow the gate driver circuit to turn ON the low side switches and turn OFF the high side switches.

Protection circuit for permanent magnet synchronous motor in field weakening operation

A circuit for optimizing power transferred from an inverter circuit to a motor, the circuit using an open loop method to start-up the motor and have it reach a minimum speed, each phase of the motor receiving voltage from the inverter circuit. The circuit including at least one phase detector circuit for sensing the sign of one or more currents, the sign of the current being used to detect a zero crossing of the current; an interpolator for receiving a voltage reference and outputting a frequency reference and a phase shift reference, the phase shift reference being a difference between an imposed voltage modulation and the one or more currents; and a regulator circuit for using an error between the phase shift reference and the sign of the one or more currents to calculate a phase shift compensation, wherein the sign of the one or more currents is determined to be positive at first sign transition instances when a sinusoidal wave of the current crosses to a positive area and to be negative at second sign transition instances when a sinusoidal wave of the current crosses to a negative area, the first and second sign transition instances being used to detect a phase shift of the current versus the imposed voltage modulation.

Circuit for using the sign transitions of a motor phase and a motor phase back EMF currents to control PWM

A startup circuit for providing a startup voltage from a high voltage DC bus voltage to an application circuit including an integrated circuit package for at least a control circuit for driving at least one power switch of the application circuit; a dropping resistor in the integrated circuit package having a first terminal for coupling to the high voltage DC bus and for dropping the high voltage DC bus voltage to a reduced voltage level at a second terminal; and a low voltage regulator in the package coupled to the second terminal for providing a startup regulated low voltage DC output at a preset level for powering at least one part of the application circuit during startup of the application circuit. The application circuit may be, for example, a switching mode power supply.

Growing community of inventors

Trivolzio, Italy

Massimo Grasso