Freescale Semiconductor,inc.

Nxp Usa, Inc.

Martin J Bayer

James W Miller

Michael G Khazhinsky

Jeffrey A Porter

Mirembe A Musisi-Nkambwe

Bryan D Preble

A compensation circuit is configured to compensate for a loss of low-frequency signal content of an input signal at a receiver input. The compensation circuit includes a switching circuit and a summing circuit coupled to the switching circuit. The switching circuit is configured to receive a first plurality of digitized values sampled from a receiver output signal. The summing circuit is configured to generate a summation signal based on a combination of a first plurality of input values selected by the switching circuit. The selecting is based on the first plurality of digitized values. The compensation circuit is configured to provide to the receiver input a compensation signal to compensate for the loss of the low-frequency signal content from the input signal. The compensation signal is based on the summation signal and is a function of at least one gain value.

Method and apparatus for compensating for a loss of low-frequency signal content of an input signal at a receiver input

An integrated circuit () includes first and second power domains and a bank of input/output (I/O) cells () coupled to the first and second power domains. The bank of I/O cells () includes a first plurality of active clamps () for the first power domain and a second plurality of active clamps () for the second power domain wherein the first () and second () pluralities of active clamps overlap along the bank of I/O cells. According to one aspect each of the plurality of input/output cells () has a bonding pad () for receiving an output signal referenced to a respective first power domain, and at least one ESD protection element () for a respective second power domain. According to another aspect, each of the plurality of input/output cells () has a bonding pad () for receiving a respective output signal and at least one ESD protection element for each of a first power domain and a second power domain.

Electrostatic discharge (ESD) protection circuit for multiple power domain integrated circuit

Growing community of inventors

Gilbert, AZ, United States of America

Martin J Bayer