Qualcomm Incorporated

Mark Wesley Vilas

Zhi Zhu

Chad Everett Winemiller

Russell Deans

William Knox Ladd

Kevin Wayne Spears

Dror Barash

Aspects disclosed in the detailed description include communicating low-speed and high-speed parallel bit streams over a high-speed serial bus. In one aspect, a data transmitting circuit converts a low-speed parallel bit stream into a high-speed parallel bit stream and then serializes the converted high-speed parallel bit stream based on a high-speed reference frequency. In another aspect, a data receiving circuit recovers the low-speed parallel bit stream from the high-speed parallel bit stream if the low-speed parallel bit stream is determined to exist in the high-speed parallel bit stream. By serializing and deserializing the low-speed parallel bit stream based on the high-speed reference frequency, it is possible to communicate the high-speed parallel bit stream and the low-speed parallel bit stream over the high-speed serial bus without requiring additional serializers and deserializers, thus reducing component costs and implementation complexities in both the transmitting circuit and the receiving circuit.

Communication low-speed and high-speed parallel bit streams over a high-speed serial bus

Methods and systems for shared control of a phase locked loop (PLL) for a multi-port physical layer (PHY) are disclosed. In one aspect, an arbitration logic circuit is coupled to ports of a multi-port PHY sharing a phase locked loop (PLL). Upon receiving an indication that the shared PLL is to be reset, the arbitration logic circuit commands the ports sharing the PLL to enter a state in which any reset of the shared PLL would have minimal or no effect in their operations. In this manner, an integrated circuit (IC) including a multi-port PHY may be configured with only one PLL and associated clock generating logic to provide a clock signal for some or all of its ports, thus reducing its semiconductor area and power consumption. Furthermore, the ports of the multi-port PHY may operate independently from each other obviating any configuration and/or interoperability problems associated with having a shared PLL.

Shared control of a phase locked loop (PLL) for a multi-port physical layer (PHY)

Growing community of inventors

Raleigh, NC, United States of America

Mark Wesley Vilas