Motorola Corporation

Mark E Prill

Thomas J Walczak

Stephen V Cahill

Robert K Krolopp

Bryan A Potratz

Jeffery L Mullins

Gregory P Wilson

Peter A Tomasi

A data-transmission system (100) including a master device (101) and at least one slave device (105) communicates messages having an address (1503, 1505) and data (1100) from the slave device (105) to the master device (101). The address (1503, 1505) is communicated synchronously and the data (1100) is communicated asynchronously. Furthermore, the address (1503, 1505) determines the control information and timing signal transmitted by the master device (101) to the slave devices (105-N).

Method of and apparatus for communicating messages

A unique method for supervising a cellular telephone call between a base station and a radio telephone of a TDMA cellular communications system includes the steps of determining (304) that the assigned time slot is expected to be received within a predetermined amount of time; detecting the presence of the assigned time slot (306) within the predetermined amount of time; detecting the presence of the assigned DVCC when the assigned time slot is detected (308); incrementing a bad slot counter (316) [if] responsive to the assigned time slot is not detected within the predetermined amount of time or [if] responsive to the assigned DVCC is not detected; and terminating the communication (322) [if] when the bad slot counter reaches a predetermined maximum value. A good slot counter is incremented (310) when the assigned DVCC is detected in a burst. The good slot counter is reset (318) [if] when the assigned DVCC is not detected in the next burst, and both counters are reset (314) [if] when the assigned DVCC is detected in consecutive bursts.

Method for supervising TDMA radio frequency communications

A multiplexed synchronous/asynchronous data bus is disclosed in which three bus lines are used to convey bidirectional synchronous data between at least two data devices at a relatively low data rate. Valid half duplex asynchronous data is applied at a higher data transfer rate to one of the three bus lines when only one of the bus lines is held in a logic high state.

Multiplexed synchronous/asynchronous data bus

Growing community of inventors

Lake Zurich, IL, United States of America

Mark E Prill