Amazon Technologies, Inc.

Freescale Semiconductor,inc.

Analog Devices,inc.

Nxp Usa, Inc.

Mediatek Corporation

Mark Banse

Thomas A Volpe

Steven Scott Larson

Sanjay Raghunath Deshpande

Thang Q Nguyen

John E Larson

Fernando A Morales

Ron Diamant

Kun Xu

Nafea Bshara

Bijendra Singh

Joern Soerensen

Michael S Allen

Paul D Krivacek

Paul Donald Krivacek

Douglas Lloyd Mainz

Michael Allen

Access control lookups may be implemented that support user-configurable and host-configurable processing stages. A request may be received and evaluated to determine whether bypass of user-configured access request processing stages should be bypassed. A lookup may be determined for user-configured access controlled decisions, and the access control decisions can be applied, if not bypassed. A lookup may be determined for a host-configured access control decisions and the access control decisions applied.

Independently configurable access device stages for processing interconnect access requests

Access control request parameter interleaving may be implemented that supports user-configurable and host-configurable processing stages. A request may be received and evaluated to determine whether user-configured interleaving, host-configured interleaving, or both user-interleaving and host-interleaving are applied. For applied interleaving, two different portions of a request parameter may be swapped.

Independently configurable interleaving for interconnect access requests

Alternative reporting channels are implemented for interrupts to a microcontroller device. An access device for a microcontroller may support performing requests from a microcontroller to controlled devices via an interconnect. The access device may have a separate communication channel with at least one of the controlled devices to receive interrupts. When an interrupt is signaled, an indication of the interrupt may be stored at a storage device at the access device. The microcontroller may read from the storage device at the access device to obtain the indication of the interrupt.

Alternative interrupt reporting channels for microcontroller access devices

A circuit at an interface between a device and an interconnect fabric is configured to track outstanding transactions associated with the device and ensure the completion of the outstanding transactions before rebooting or powering down the device. In some embodiments, the circuit is also configurable to provide appropriate responses when the device is powered down or is being rebooted such that other devices in the system can still operate even without knowing that the device is inactive and would not hang because no response is received from the device.

Powering-down or rebooting a device in a system fabric

Disclosed herein are techniques for tracking usage of a storage-class memory. In one embodiment, a method includes receiving a first statistics update entry and a second statistics update entry by a memory controller for a memory, and assembling the statistics update entries into a statistics log entry. The first statistics update entry indicates a number of operations performed on a first memory block in the memory, and the second statistics update entry indicates a number of operations performed on a second memory block in the memory. The method also includes determining a persistent memory region in a persistent memory for storing the statistics log entry, and writing the statistics log entry into the persistent memory region, where the statistics log entry persists in the persistent memory region until the statistics log entry is read back through the memory controller.

Tracking persistent memory usage

Access control request parameter remapping may be implemented that supports user-configurable and host-configurable processing stages. A request may be received and evaluated to determine user-configured remapping is applied, host-configured remapping is applied or both user and host remapping applied. For applied remapping, an unmasked portion of a parameter of the access request may be replaced with a corresponding portion of a remap parameter.

Independently configurable remapping for interconnect access requests

An access device may be implemented to provide one or more access channels to non-volatile memory. Memory mapping implemented at the access device may direct a memory controller of the access device to perform access requests, replacing an initial storage location with a different storage location to access in the non-volatile memory device. Address scrambling, encryption, and other modifications to performing an access request may be implemented at the access device, in some embodiments, in addition to the memory mapping techniques.

Memory mapping in an access device for non-volatile memory

Provided are systems and methods for packet policing for controlling the rate of packet flows. In some implementations, an integrated circuit is provided. The integrated circuit may comprise a memory, a counter, and a pipeline. The integrated circuit may be operable to, upon receiving packet information describing a packet, determine, using the pipeline, a drop status for the packet. Determining the drop status may include determining a previous number of credits available, a number of new credits available, a current number of credits available, and a number of credits needed to transmit the packet. The drop status may be determined by comparing the number of credits needed to transmit the packet against the current number of credits available. The integrated circuit may further update the information stored for a policing context in the memory based on the drop status and the number of credits needed to transmit the packet.

Credit mechanisms for packet policing

Disclosed herein are methods and apparatuses related to the use of counter tables. A counter table can comprise a plurality of lower-level counters and an upper-level counter. A range of values capable of being represented by a lower-level counter from the plurality of lower-level counters can be enlarged by associating the lower-level counter with the upper-level counter. A counter table can be associated with a network device.

Multi-stage counters

A microcontroller may be implanted to manage migration events performed by a separate memory controller to non-volatile memory. Migration events, such as failed writes at the memory controller or wear leveling migrations to move data from one storage location to another may be detected by the microcontroller. The destination location and the data to be migrated may be identified by the microcontroller. The microcontroller may then instruct the memory controller to copy the data to the destination location.

Managing migration events performed by a memory controller

Provided are systems and methods for modifying a forwarding decision for a packet being processed by a network device. The forwarding decision can include a final determination whether to forward the packet from the network device and onto a network. In various implementations, an integrated circuit device of the network device can receive packet information for the packet, where the packet information includes a forwarding decision. The forwarding decision can include a decision type. The integrated circuit device can further determine a redirection includes using the decision type. The redirection information can include a redirection entry for each of one or more decision types. The integrated circuit device can further modify the packet information using values from the particular redirection entry, excluding modification of values associated with an outbound packet header that can be used to forward the particular packet.

Forwarding action redirection

Disclosed herein are techniques for monitoring the performance of a storage-class memory (SCM). In some embodiments, a performance monitoring circuit at an interface between the SCM and a memory controller of the SCM receives transaction commands from the memory controller to the SCM, measures statistics associated with the transaction commands, and determines a utilization rate of the SCM based on the statistics. Based on the determined utilization rate of the SCM, future transaction requests can be optimized to improve the utilization rate of the SCM.

Performance monitoring for storage-class memory

Disclosed are techniques that can be used to efficiently collect statistical or other information from many registers in an integrated circuit without substantially burdening a central processing unit. The techniques can use logic that, without being directed by a central processing unit, can periodically collect information from a plurality of disparate registers of an integrated circuit and move the contents of the registers to memory (e.g., volatile memory accessible by the central processing unit) other than the registers.

Statistics collecting architecture

Failed write handling can be implemented at a memory controller for non-volatile memory. Failure of a write to a storage location in the non-volatile memory may be detected. An indication of the failure may be sent to a microcontroller for the non-volatile memory which may return an instruction to write to a different location in the non-volatile memory. Reads and writes to the storage location of the failed write may still be allowed, in some embodiments, by redirecting the reads and writes to a copy of data of the failed write stored in a copy buffer in the memory controller.

Growing community of inventors

Austin, TX, United States of America

Mark Banse