Mitsubishi Denki Kabushiki Kaisha

Mark B Rix

Gary L Swoboda

Lee Alan Larson

In a multi processor environment wherein the processors are capable of implementing a streaming data mode of operation, a technique is provided that reduces the number of bits shifted through the scan chain necessary to select a processor for operating in the streaming data mode. All test control device associated with the processor have an instruction entered therein. After execution of the instruction, all of the processors are entered in a bypass mode of operation. Then, a logic '0' in the bypass register will cause the associated target processor to enter the streaming data mode, while a logic '1' in the bypass register will cause the processor to enter the bypass mode. To select a new target processor, logic &#x201c;1&#x201d;s in the bypass register will reset the test control unit and thereafter the entry of a logic &#x201c;1&#x201d; will cause the non-target processors to enter the bypass mode, while a logic &#x201c;0&#x201d; in a bypass register will select the new target processor (i.e., for operating in the streaming data mode).

Growing community of inventors

Houston, TX, United States of America

Mark B Rix