Texas Instruments Corporation

Mark Adrian Bryans

Mihir Narendra Mody

Sriramakrishnan Govindarajan

Gregory Raymond Shurtz

Jason A T Jones

Jayant Thakur

Santhanakrishnan Badri Narayanan

Denis R Beaudoin

Lark E Lehman

Denis Roland Beaudoin

James H Cline

Francis B Frazee

An Ethernet switch and a switch microcontroller or CPU are integrated onto a system-on-a-chip (SoC). The Ethernet switch remains independently operating at full speed even though the remainder of the SoC is being reset or is otherwise nonoperational. The Ethernet switch is on a separated power and clock domain from the remainder of the integrated SoC. A warm reset signal is trapped by control microcontroller (MCU) to allow the switch CPU to isolate the Ethernet switch and save state. When the Ethernet switch is isolated and operating independently, the warm reset request is provided to the other entities on the integrated SoC. When warm reset is completed, the state is restored and the various DMA and flow settings redeveloped in the integrated SoC to allow return to normal operating condition.

Independent operation of an ethernet switch integrated on a system on a chip

Systems and methods for efficient transmission of packets within a network communication device are described herein. Some illustrative embodiments include a network communication device that includes a plurality of ports (each port configured to communicate with one or more network devices), and a bus coupling the plurality of ports to each other (the bus providing a shared path for one or more bus transfers originated by a first port of the plurality of ports, and the one or more bus transfers including information). The bus includes a plurality of port map bits, a port map bit of said plurality of port map bits corresponding to a second port of the plurality of ports. The second port is configured to forward the information to the one or more network devices if the port map bit is asserted.

Efficient transmission of packets within a network communication device

A high bit-rate serial communications link encodes data by inserting non-data 0's and 1's. These extra bits are removed by a decoder at the receiving end of the link. Transmission of data can be made along optical fibers.

High speed serial data link

Growing community of inventors

Dallas, TX, United States of America

Mark Adrian Bryans