California Institute of Technology

Other

Mark A Stalzer

James K Berger

Systems and methods of building massively parallel computing systems using low power computing complexes in accordance with embodiments of the invention are disclosed. A massively parallel computing system in accordance with one embodiment of the invention includes at least one Solid State Blade configured to communicate via a high performance network fabric. In addition, each Solid State Blade includes a processor configured to communicate with a plurality of low power computing complexes interconnected by a router, and each low power computing complex includes at least one general processing core, an accelerator, an I/O interface, and cache memory and is configured to communicate with non-volatile solid state memory.

Systems and methods for rapid processing and storage of data

Testing apparatus for assembled printed circuit boards to assure that all the component values are correct and that all the components have been correctly inserted into the board. The testing apparatus performs its testing function without the need for physical guarding, and it operates on node oriented complex-Valued Admittance measurements. The testing apparatus includes a computer which translates the measurements into component data by solving only linear equations.

Growing community of inventors

Pasadena, CA, United States of America

Mark A Stalzer