Arm Norway As

Fxi Technologies As

Mario Blazevic

Borgar Ljosland

Jorn Nystad

Edvard Sorgard

Jørn Nystad

Edvard Sørgård

Frank Klaeboe Langtind

Frode Heggelund

Jörn Nystad

Edvard Sörgaard

A device includes a processor and memory. The memory has stored thereon a plurality of executable instructions. The executable instructions, when executed by the processor, cause the processor to: receive an access request affecting an operation of the device; facilitate encryption and/or authentication across an interface coupled to the device, wherein the interface is configured to secure the access request; and execute the access request.

Microprocessor systems

A slave device communicates with a host system via a host communications bus. The host system includes one processing unit that can act as bus master and send access requests for slave resources on the slave device via the communications bus. The slave device platform includes a memory management unit, a programmable central processing unit and one slave resource. The memory management unit acts as an address translating device, and accepts requests with virtual addresses from a master device on the host system, translates the virtual addresses used in the access request to the 'internal' physical addresses of the slave's resources and forwards the accesses to the appropriate physical resource. When an address miss occurs in the memory management unit, it passes the handling of the access request over to the controlling CPU which executes software to then resolve the address miss and handle the access request.

Graphics processing microprocessor system having master and slave devices

A scene to be rendered is divided into plural individual sub-regions or tiles. The individual sub-regionsare also grouped into differing groups of sets of plural sub-regions. There is a top level layer comprising a set of 8&#xd7;8 sub-regions which encompasses the entire scene area. There is then a group of four 4&#xd7;4 sets of sub-regions, then a group of sixteen 2&#xd7;2 sets of sub-regions, and finally a layer comprising the 64 single sub-regions. A primitive list building processor takes each primitive in turn, determines a location for that primitive, compares the primitive's location with the locations of the sub-regions and the locations of the sets of sub-regions, and allocates the primitive to respective primitive lists for the sub-regions and sets of sub-regions accordingly.

Method of and apparatus for processing graphics

A slave device communicates with a host system via a host communications bus. The host system includes one processing unit that can act as bus master and send access requests for slave resources on the slave device via the communications bus. The slave device platform includes a memory management unit, a programmable central processing unit and one slave resource. The memory management unit acts as an address translating device, and accepts requests with virtual addresses from a master device on the host system, translates the virtual addresses used in the access request to the 'internal' physical address of the slave's resources and forwards the access to the appropriate physical resource. When an address miss occurs in the memory management unit, it passes the handling of the access request over to the controlling CPU which executes software to then resolve the address miss and handle the access request.

Graphics processing microprocessor system having a master device communicate with a slave device

A slave device communicates with a host system via a host communications bus. The host system includes one processor that can act as bus master and send access requests for slave resources on the slave device via the communications bus. The slave device platform includes a memory management unit, a programmable central processor and one slave resource. The memory management unit acts as an address translating device, and accepts requests with virtual addresses from a master device on the host system, translates the virtual addresses used in the access request to the 'internal' physical addresses of the slave's resources and forwards the accesses to the appropriate physical resource. When an address miss occurs in the memory management unit, it passes the handling of the access request over to the controlling CPU which executes software to then resolve the address miss and handle the access request.

A graphics processor includes a graphics object list building unit that determines the location of each draw call in a scene to be rendered and generates a list of draw calls for each sub-region (tile) that the scene to be rendered is divided into. The draw call lists are stored in a memory. A graphics object selection unit of a renderer of the graphics processor then determines which draw call is to be rendered next by considering the draw call list stored in the memory for the sub-region (tile) of the scene that is currently being rendered.

A 3D graphics rendering pipeline is used to carry out data comparisons for motion estimation in video data encoding. Video data for the pixel block of the video frame currently being encoded is loaded into the output buffers of the rendering pipeline. The video data for the comparison pixel blocks from the reference video frame is stored as texture map values in the texture cache of the rendering pipeline. Once the sets of pixel data for comparison have been stored, the rendering pipeline is controlled to render a primitive having fragment positions and texture coordinates corresponding to the data values that it is desired to compare. As each fragment is rendered, the stored and rendered fragment data is compared by fragment compare unit and the determined differences in the data values are accumulated in an error term register.

Differential encoding using a 3D graphics processor

A graphic rendering pipeline has a number of different rendering units and receives fragments for rendering. A renderer stated word cache is used to store rendering state data to be used to configure the rendering units when they render a fragment. Each rendering unit includes a functional block which carries out a rendering operation on a received fragment and a renderer state word interface that can be used to look up the required rendering state data from the renderer state word cache. Each fragment is provided to the rendering pipeline with fragment data that indicates, inter alia, a fragment index, a renderer state word index, and other fragment data that is necessary to render the fragment. When a rendering unit of the rendering pipeline receives a fragment to be rendered, it firstly uses the renderer state word index associated with the fragment to look-up, using its renderer state word interface, the relevant rendering state data from the renderer state word cache. It then uses that rendering state data to configure its functional block, and then renders the fragment.

Processing of 3-dimensional graphics

A distribution medium () for providing an application to a host system () includes an interface element () for interfacing with the host (), a memory or storage module () that stores application code representing the application and a hardware element (). The hardware element () directly accesses application content stored in the memory (), processes that application content to transform it to another form, and then provides the transformed content to the host system ().

Systems and methods to provide applications to microprocessor systems using a hardware element on a distribution meduim

A slave device () communicates with a host system () via a host communications bus (). The host system () includes one (or more) processing units that can act as bus masters and send access requests for slave resources on the slave device () via the communications bus (). The slave device platform () includes a memory management unit (), a programmable central processing unit () and one or more slave resources (). The memory management unit () acts as an address translating device, and accepts requests with virtual addresses from the master device or devices on the host system (), translates the virtual addresses used in the access requests to the 'internal' physical addresses of the slave's resources and forwards the accesses of the appropriate physical resources (). When an address miss occurs in the memory management unit (), it passes the handling of the access request over to the controlling CPU () which executes software to then resolve the address miss and handle the access request. The memory management unit () also includes a write buffer () into which it can write the write value received from a master on the host system () on an access when an address miss occurs, and a read buffer () for storing values relating to read requests that have generated an address miss.

An array of texture data elements (texels) is subdivided into a plurality of 8&#xd7;4 texture element blocks, each of which 8&#xd7;4 texture element blocks encodes two 4&#xd7;4 texture element sub-blocks. Each encoded texture data block includes data indicating a method to be used to generate a set of color values to be used for the texture elements that the encoded data block represents, and data indicating a method to be used for generating the colors of the individual texture elements using that generated set of colors. As well as the individual texture data blocks, a header data block encoding a base set of colors is generated. This base color set defines a set of colors that is used to generate the colors to be used when reproducing each individual encoded texture data block.

Method of and apparatus for encoding and decoding data

A graphics processing platform includes a rasteriserthat receives primitives representing an image to be displayed for processing. The rasteriserdetermines which sets of sampling points of the image include sampling points that are covered by a given primitive, and then generates a fragment for rendering for each set of sampling points found to include a sampling point that is covered by the primitive and passes those fragments to a rendererfor rendering. The renderercarries out rendering operations on the fragments that it receives, and stores the rendered fragment data in tile buffers. The rendered fragment data is stored in multiple copies in the appropriate sample positions in the tile buffers, so as to provide a separate set of fragment data for each individual sample position taken of the image. The data from the tile buffersis input to a downsampling unit, and hence output to a frame bufferof a display devicefor display.

Growing community of inventors

Lena, Norway

Mario Blazevic