Intel Corporation

Marina Sharkansky

Oded Oliron Liron

Oren Kaidar

Elad Oren

Moshe Island

Rafi Raskin

Nadav Szanto

Ronen Levi

Michael Shusterman

Rom Leor

Shimon Lavi

Netanel Nati Bar-David

A wireless communication device including one or more processors configured to determine a device state; determine a data rate of a signal; determine a latency tolerance value based on the data rate and the device state; and generate a message comprising the latency tolerance value. The wireless communication device may further be configured to determined if the latency tolerance value is a duration associated with a device reception or transmission.

Methods and devices for adaptive rate based latency tolerance reporting

Technologies for multi-core wireless data transmission include a computing device having a processor with multiple cores and a wireless network interface controller (NIC). The computing device establishes multiple transmission queues that are each associated with a processor core. A driver receives a packet for transmission from an application in the execution context of the application, determines a current processor core of the execution context, adds metadata to the packet indicative of the current core, and enqueues the packet in the transmission queue associated with the current core. The wireless NIC merges the packet with packet data from the other transmission queues, adds a sequence number to each packet, and transmits each packet. The wireless NIC may determine the current processor core based on the metadata of the packet and raise an interrupt to the current processor core in response to transmitting the packet. Other embodiments are described and claimed.

Technologies for multi-core wireless network data transmission

Techniques are provided for managing the forwarding of a data stream to respective cores of a multi-core system, in which the incoming data stream is processed in a hardware machine prior to forwarding the data stream to respective cores. The techniques may include the hardware machine executing an algorithm to identify frames in the data stream having a fake hole therein, generating metadata, and attaching the metadata to any frame in which a fake hole is identified. The metadata may instruct a core that receives the respective frame in which a fake hole has been identified to ignore the fake hole in that respective frame. Also in the algorithm, the hardware machine identifies frames in which a real hole exists and maintains a database log of the real holes and the respective cores among the multiple cores that receive the data stream with the real holes therein, together with a notification to the respective core.

Managing a data stream in a multicore system

Growing community of inventors

Haifa, Israel

Marina Sharkansky