Nxp B.v.

Imec

Marcus J H Van Dal

Gilberto Curatola

Vincent C Venezia

Charles J J Dachs

Gerben Doornbos

Jacob C Hooker

Radu C Surdeanu

A method of manufacturing a tunnel field effect transistor is disclosed. The method comprises forming a two-step profile in a silicon substrate () using a patterned hard mask () covering the higher steps of said profile; forming a gate stack () against the side wall of the higher step; forming spacers () on either side of the gate stack (); and implanting a first type impurity () in the higher step and an opposite type impurity in the neighboring lower step (), wherein at least the first type impurity is implanted using an angled implanting step after removing the patterned hard mask (). In a preferred embodiment, the method further comprises forming a sacrificial spacer () against a side wall of a higher step and the side wall of the hard mask (); further etching the lower step () next to said spacer () and subsequently growing a further semiconductor portion () on said lower step and removing the spacer () prior to forming the gate stack. Further disclosed is an IC comprising tunnel transistors manufactured in accordance with this method.

Method of manufacturing a tunnel transistor and IC comprising the same

Growing community of inventors

Heverlee, Netherlands

Marcus J H Van Dal