Tridonicatco Gmbh & Co Kg

Marco Seibt

Stefan Zudrell-Koch

Werner Ludorf

In an electronic ballast the output d.c. voltage (U) of a PFC intermediate circuit () is to be regulated. The intermediate circuit () has a clocked switch (S) which is controlled by a regulation circuit (). The regulation circuit () includes two counters (Z, Z). The counter (Z) has a greater number of count stages than the counter (Z). The counter (Z) is counted upwards or downwards in dependence upon the regulation difference. The counter (Z) is repeatedly counted only in one direction and for example reset by a reset signal. By comparing the counts of corresponding count stages of the two counters (Z) and (Z) in a comparator, the switch on time (t) for the clock switch (S) is determined.

Growing community of inventors

Ruhpolding, Germany

Marco Seibt