Nxp B.v.

Nxp Usa, Inc.

Marcin Grad

Paul Hendrik Cappon

Chinmayee Kumari Panigrahi

Taede Smedes

Michael A Stockinger

Dolphin Abessolo Bidzo

Maciej Skrobacki

Kiran B Gopal

Jian Gao

Aman Chugh

Sjoerd Bruinsma

A communications circuit includes transmitter circuitry for driving a differential signal on two die terminal. The transmitter circuitry includes two drive transistors who conductivity is controlled to provide a path from a common node to each of the die terminals. A string of one or more diodes is coupled to the common node to provide a path for discharging ESD current from the common node from an ESD event affecting either die terminal.

Differential transmitter circuitry with ESD circuitry

A circuit that includes a level shifter. The level shifter includes a shift path with two transistors coupled in series. The circuit also includes a GIDL detection circuit for detecting GIDL current conditions. The GIDL detection circuit generates a GIDL signal indicative of a GIDL current condition. The signal is utilized to control a voltage of a control electrode of a transistor of the shift path to increase the conductivity of the transistor when the signal is indicative of a GIDL current condition to minimize a GIDL current through at least a portion of the shift path when the second transistor is nonconductive due to the level shifter being in a low power mode.

Level shifter with GIDL current reduction

An ESD protection circuit that includes a clamp path including two clamp transistors and a GIDL detection circuit for detecting GIDL current conditions in the ESD protection circuit. The GIDL detection circuit generates a signal indicative of a GIDL current condition. The signal is utilized to control a voltage of a control electrode of a clamp transistor of the clamp path to increase the conductivity of the clamp transistor when the signal is indicative of a GIDL current condition to minimize a GIDL current through at least through a portion of the clamp path when the second clamp transistor is nonconductive where no ESD current is being discharged through the clamp path.

ESD protection circuit with GIDL current detection

An ESD protection circuit includes a trigger transistor that is responsive to a detection signal indicating an ESD event. The trigger transistor pulls the voltage of a hold node towards a voltage of a power supply rail in response to the detection signal indicating an ESD event. The ESD protection circuit includes a replica trigger transistor whose leakage current controls current provided to the hold node after the detection signal no longer indicates an ESD event to compensate for leakage current through the trigger transistor.

ESD circuit with current leakage compensation

As disclosed herein, a level shift circuit includes devices that are responsive to an ESD signal for placing those devices in a specific condition in response to the ESD signal indicating an ESD event. In some embodiments, the devices are transistors in current paths that are placed in a condition such that during an ESD event, voltage differentials in the current paths across voltage domain boundaries do not damage the circuitry of the level shift circuit. In some embodiments, some of the same devices that are responsive to the ESD event are also responsive to a signal to that detects the absence of a power supply voltage of one of the domains and places those devices in a condition to disable the level shift circuit if the power supply voltage is not present.

Level shifter with ESD protection

An apparatus for electrostatic discharge protection. In one embodiment, an integrated circuit (IC) includes a trigger circuit configured to generate a trigger voltage VT in response to an electrostatic discharge (ESD) event. A plurality of metal oxide semiconductor (MOS) transistors are coupled to the trigger circuit. The plurality of MOS transistors are configured to conduct ESD current from a plurality of circuit nodes, respectively, to a ground conductor in response to the trigger circuit generating the trigger voltage VT. A voltage limiter circuit is also included and is configured to limit the trigger voltage VT.

Snapback clamps for ESD protection with voltage limited, centralized triggering scheme

An integrated 'pull-down' driver circuit () is formed with a combination device consisting of an output driver transistor (N) electrically coupled between a current source circuit (Ns) and the conductive pad, and an ESD bypass transistor (N) electrically coupled in series with the output driver transistor, where one or more conductive interconnect layers connect the ESD bypass transistor in parallel with the current source circuit so that the ESD bypass transistor is in an off-state during normal operation and is activated to form a parasitic bipolar junction transistor with the output driver transistor to conduct ESD current between a first power supply conductor and the conductive pad during ESD events, and where a complementary integrated 'pull-up' driver circuit may be formed with three corresponding PMOS transistors (P, P, P) connected as shown between a second power supply conductor and the conductive pad.

Growing community of inventors

Bemmel, Netherlands

Marcin Grad