Applied Materials, Inc.

Matsushita Electric Industrial Co., Ltd.

Manoj Vellaikal

Peter I Porshnev

Hemant P Mungekar

Anchuan Wang

Majeed Foad

Young Seen Lee

Martin A Hilkene

Matthew D Scotney-Castle

Kartik Santhanam

Christopher Sean Olsen

Hichem M'Saad

Peter Stone

Ping Han Hsieh

Bikram Kapoor

Teng-fang Kuo

Farhad K Moghadam

Canfeng Lai

Jason T Bloking

Dana Tribula

Sameer Desai

Yen B Ta

Jin Ho Jeon

Yasutoshi Okuno

Avgerinos V Gelatos

Nicolas L Breil

Derek R Witty

Lin Zhang

M Ziaul Karim

Yaxin Wang

Dong Li

Tze Wing Poon

Zhuang Li

Daping Yao

Hiroshi Yuasa

Anjana M Patel

Dong Hyung Lee

Dongwon Choi

Karen Greig

Katsunari Ozeki

Lisa Mcgill

Pei Liu

Bocheng Cao

Mark R Lee

A method of forming an electrical contact in a semiconductor structure includes performing a cavity shaping process on a semiconductor structures having an n-type metal oxide semiconductor (n-MOS) region and/or a p-type MOS (p-MOS) region, the cavity shaping process comprising forming an n-MOS cavity in an exposed surface of the n-MOS region and/or a p-MOS cavity in an exposed surface of the p-MOS region, wherein the cavity shaping process is configured to increase the surface area of the exposed surface of the n-MOS region or the p-MOS region. In some embodiments, the method includes performing a first selective deposition process to form a p-MOS cavity contact, selectively in the p-MOS cavity.

Electrical contact cavity structure and methods of forming the same

Implementations of the present disclosure generally relate to methods and apparatuses for epitaxial deposition on substrate surfaces. More particularly, implementations of the present disclosure generally relate to methods and apparatuses for surface preparation prior to epitaxial deposition. In one implementation, a method of processing a substrate is provided. The method comprises etching a surface of a silicon-containing substrate by use of a plasma etch process, where at least one etching process gas comprising chlorine gas and an inert gas is used during the plasma etch process and forming an epitaxial layer on the surface of the silicon-containing substrate.

Cleaning method

A method of preventing toxic gas formation after an implantation process is disclosed. Certain dopants, when implanted into films disposed on a substrate, may react when exposed to moisture to form a toxic gas and/or a flammable gas. By in-situ exposing the doped film to an oxygen containing compound, dopant that is shallowly implanted into the layer stack reacts to form a dopant oxide, thereby reducing potential toxic gas and/or flammable gas formation. Alternatively, a capping layer may be formed in-situ over the implanted film to reduce the potential generation of toxic gas and/or flammable gas.

Safe handling of low energy, high dose arsenic, phosphorus, and boron implanted wafers

Methods and apparatus for processing a substrate are provided herein. In some embodiments, an apparatus for substrate processing includes a process chamber having a chamber body defining an inner volume; and a silicon containing coating disposed on an interior surface of the chamber body, wherein an outer surface of the silicon containing coating is at least 35 percent silicon (Si) by atom. In some embodiments, a method for forming a silicon containing coating in a process chamber includes providing a first process gas comprising a silicon containing gas to an inner volume of the process chamber; and forming a silicon containing coating on an interior surface of the process chamber, wherein an outer surface of the silicon containing coating is at least 35 percent silicon.

Enhanced scavenging of residual fluorine radicals using silicon coating on process chamber walls

Methods and apparatus for processing a substrate are provided herein. In some embodiments, a method of doping a substrate may include forming a dopant region on a substrate by implanting one or more dopant elements into the dopant region of the substrate using a plasma doping process; forming a cap layer atop the dopant region; annealing the dopant region after forming the cap layer; and removing the cap layer after annealing the dopant region.

Methods and apparatus for conformal doping

Methods for quantitatively measuring the performance of a plasma immersion process are provided herein. In some embodiments, a method of quantitatively measuring the performance of a plasma immersion process, using a first substrate comprising an oxide layer deposited atop a silicon layer, may include subjecting the first substrate to a plasma immersion process in a first plasma immersion chamber to form a doped oxide layer atop the first substrate; and determining a thickness of the doped oxide layer by shining a beam of light upon a reflective surface of the doped oxide layer; detecting reflected beams of light off of the reflective surface of the doped oxide layer; and analyzing the reflected beams of light to determine the thickness of the doped oxide layer on the first substrate.

Methods for quantitative measurement of a plasma immersion process

In a plasma immersion ion implantation process, the thickness of a pre-implant chamber seasoning layer is increased (to permit implantation of a succession of wafers without replacing the seasoning layer) without loss of wafer clamping electrostatic force due to increased seasoning layer thickness. This is accomplished by first plasma-discharging residual electrostatic charge from the thick seasoning layer. The number of wafers which can be processed using the same seasoning layer is further increased by fractionally supplementing the seasoning layer after each wafer is processed, which may be followed by a brief plasma discharging of the supplemented seasoning before processing the next wafer.

Plasma immersion ion implantation process with chamber seasoning and seasoning layer plasma discharging for wafer dechucking

A processing chamber is seasoned by providing a flow of season precursors to the processing chamber. A high-density plasma is formed from the season precursors by applying at least 7500 W of source power distributed with greater than 70% of the source power at a top of the processing chamber. A season layer having a thickness of at least 5000 &#x212b; is deposited at one point using the high-density plasma. Each of multiple substrates is transferred sequentially into the processing chamber to perform a process that includes etching. The processing chamber is cleaned between sequential transfers of the substrates.

Reduction of etch-rate drift in HDP processes

Methods are disclosed of depositing a silicon oxide film on a substrate disposed in a substrate processing chamber. The substrate has a gap formed between adjacent raised surfaces. A first portion of the silicon oxide film is deposited over the substrate and within the gap using a high-density plasma process. Thereafter, a portion of the deposited first portion of the silicon oxide film is etched back. This includes flowing a halogen precursor through a first conduit from a halogen-precursor source to the substrate processing chamber, forming a high-density plasma from the halogen precursor, and terminating flowing the halogen precursor after the portion has been etched back. Thereafter, a halogen scavenger is flowed to the substrate processing chamber to react with residual halogen in the substrate processing chamber. Thereafter, a second portion of the silicon oxide film is deposited over the first portion of the silicon oxide film and within the gap using a high-density plasma process.

Impurity control in HDP-CVD DEP/ETCH/DEP processes

A film is deposited on a substrate disposed in a substrate processing chamber. The substrate has a trench formed between adjacent raised surfaces. A first portion of the film is deposited over the substrate from a first gaseous mixture flowed into the process chamber by chemical-vapor deposition. Thereafter, the first portion is etched by flowing an etchant gas having a halogen precursor, a hydrogen precursor, and an oxygen precursor into the process chamber. Thereafter, a second portion of the film is deposited over the substrate from a second gaseous mixture flowed into the processing chamber by chemical-vapor deposition.

Reactive ion etching for semiconductor device feature topography modification

Methods deposit a film on a substrate disposed in a substrate processing chamber. The substrate has a gap formed between adjacent raised surfaces. Flows of first precursor deposition gases are provided to the substrate processing chamber. A first high-density plasma is formed from the flows of first deposition gases to deposit a first portion of the film over the substrate and within the gap with a first deposition process that has simultaneous deposition and sputtering components until after the gap has closed. A sufficient part of the first portion of the film is etched back to reopen the gap. Flows of second precursor deposition gases are provided to the substrate processing chamber. A second high-density plasma is formed from the flows of second precursor deposition gases to deposit a second portion of the film over the substrate and within the reopened gap with a second deposition process that has simultaneous deposition and sputtering components.

Gapfill using deposition-etch sequence

Methods are provided for depositing a silicon oxide film on a substrate disposed in a substrate processing chamber. The substrate has a gap formed between adjacent raised surfaces. A process gas having a silicon-containing gas, an oxygen-containing gas, and a fluent gas is flowed into the substrate processing chamber. The fluent gas is introduced into the substrate processing chamber at a flow rate of at least 500 sccm. A plasma is formed having an ion density of at least 10ions/cmfrom the process gas to deposit a first portion of the silicon oxide film over the substrate and into the gap. Thereafter, the deposited first portion is exposed to an oxygen plasma having at least 10ions/cm. Thereafter, a second portion of the silicon oxide film is deposited over the substrate and into the gap.

Oxygen plasma treatment for enhanced HDP-CVD gapfill

Growing community of inventors

Sunnyvale, CA, United States of America

Manoj Vellaikal