Arm Limited

Manoj Puthan Purayil

Fakhruddin Ali Bohra

Shri Sagar Dwivedi

Vivek Nautiyal

Jitendra Dasani

Vikash

Jungtae Kwon

Rajiv Kumar Roy

Satinderjit Singh

Abhishek B Akkur

Kanika Malik

Various implementations described herein are directed to an integrated circuit having multiple banks of memory cells and a local input/output (IO) component for each bank of the multiple banks. The integrated circuit may include multiple signal lines that are coupled to the multiple banks with the local IO components. At least one signal line of the multiple signal lines is wider than one or more of the other signal lines.

Routing structures for memory applications

Various implementations described herein are directed to an integrated circuit. The integrated circuit may include core circuitry having an array of memory cells and a row decoder that accesses each of the memory cells via a selected wordline and a wordline signal. The core circuitry may operate at a first supply voltage. The integrated circuit may include periphery circuitry having a column decoder that accesses each of the memory cells via a selected bitline. The periphery circuitry may operate at a second supply voltage that is different than the first supply voltage. The periphery circuitry may include voltage differential sensing circuitry that may compare the first supply voltage to the second supply voltage, sense a voltage differential between the first and second supply voltages, and delay the wordline signal when the voltage differential is greater than a threshold voltage.

Voltage aware circuitry

Growing community of inventors

Bengaluru, India

Manoj Puthan Purayil