Infineon Technologies Ag

Malati Hedge

Guenter Gerstmeier

Michael Maldei

Steven Michael Baker

Jon Stanley Berry, Ii

Brian Cousineau

Jinhwan Lee

A process for fabricating a semiconductor structure, wherein the semiconductor structure includes a core region and a periphery region. The core region includes a plurality of transistors and the periphery region includes a plurality of transistors. The process includes depositing a middle-of-line liner using plasma enhanced chemical vapor deposition overlying the semiconductor structure. By using a plasma enhanced chemical vapor deposition the amount of MOL liner deposited in the core region and the periphery region can be controlled depending on the distances between transistors in the core region and periphery region.

Growing community of inventors

Cary, NC, United States of America

Malati Hedge