Commissariat &#xc0; L'&#xc9;nergie Atomique Et Aux &#xc9;nergies Alternatives

Maha Kooli

Jean-Philippe Noel

Henri-Pierre Charles

Pascal Vivet

Roman Gauchi

Kevin Mambu

The present description concerns a system comprising at least one first and one second memory circuits; and a direct data transfer circuit which is adapted to receiving specific instructions originating from an external processor, and to decoding specific instructions comprising: a specific instruction SET_REGION of definition of a sub-region in the first memory circuit towards and from which the data will be transferred; and a specific instruction of transfer between said sub-region and the second memory circuit, the specific transfer instruction comprising a first address field containing the relative coordinates, in said sub-region, of a first reference cell.

Direct data transfer system

The present description concerns a memory device () comprising: a memory circuit () implementing operations and performing elementary operations including a reading, a writing, or a computing operation; a control circuit () receiving instructions from a processor (), and breaking down each received instruction into a plurality of elementary operations to generate an elementary operation request flow; a circuit () of direct data transfer from or to said memory circuit (), the transfer circuit () receiving instructions from the processor (), breaking down each received instruction into a plurality of elementary operations to be performed in said memory circuit to generate an elementary operation request flow; an internal data exchange link () directly coupling said memory circuit () to the direct transfer circuit (); and an arbitration circuit ().

Memory module adapted to implementing computing functions

A memory circuit including: a plurality of elementary storage cells arranged in an array of rows and of columns, the cells of a same column sharing a same read bit line and a same write bit line; an internal control circuit capable of implementing a calculation operation including the simultaneous activation in read mode of at least two rows of the array; and a shuffle circuit including a data input register, a configuration register, and an output port, the shuffle circuit being capable of delivering on its output port the data stored in its input register shuffled according to a shuffle operation defined according to the state of its configuration register.

Memory circuit capable of implementing calculation operations

A memory circuit including: a plurality of elementary storage cells arranged in an array of rows and of columns; a data input/output port; an address input port; a mode selection input port; and an internal control circuit configured to: read a mode selection signal applied to the mode selection port; when the mode selection signal is in a first state, read an address of a row from the address input port and implement a read or write operation in this row; and when the mode selection signal is in a second state, read from the data input/output port an instruction signal and implement an operation including the simultaneous activation in read or write mode of at least two rows.

Growing community of inventors

Grenoble, France

Maha Kooli