Synopsys, Inc.

Luis D Guilin

Jeffrey Jude Loescher

Karlo Tskitishvili

Paul M Furnanz

David L Peart

Systems and techniques are described for transparent hierarchical routing in an integrated circuit (IC) design. A logical netlist can be analyzed in the IC design to identify endpoints of a physical route that crosses at least one physical hierarchy boundary. Next, a set of routing shapes can be created to electrically connect the endpoints of the physical route. The set of routing shapes can then be transformed to corresponding routing shapes in each physical hierarchy context along the physical route.

Transparent hierarchical routing in an integrated circuit design

Systems and techniques are described for transparently editing physical data in hierarchical IC designs. Some embodiments allow a user to access objects at any level of the physical hierarchy and to specify a particular editing operation (move, rotate, delete, cut, split, etc.) relative to the top-level block. The embodiments can automatically transform and apply the editing operations in the context of the block where the edited object resides. Systems and techniques for automatic context selection, logical connection analysis, cross hierarchical routing, transparent hierarchical routing, and maintaining physical connectivity across hierarchy boundaries are also described.

Graphical user interface to facilitate routing of a physical connection in a hierarchical integrated circuit design

Transparent editing of physical data in hierarchical integrated circuit design

Methods and apparatuses are described for creating, editing, and viewing a floorplan of a circuit design. Specifically, some embodiments enable a user to perform a graphical operation at an inference point in a circuit design layout, wherein the location of the inference point is determined based on existing graphical objects in the circuit design layout. Some embodiments substantially instantaneously update a congestion indicator in _a circuit design layout in response to modifying the circuit design layout. Some embodiments substantially instantaneously update pin locations of a block or partition in response to changing the size or shape of the block or partition. Some embodiments enable a user to view a circuit design layout based on the logical hierarchy, and also based on at least one additional attribute type such as voltage, power, or clock domain.

Growing community of inventors

Livermore, CA, United States of America

Luis D Guilin