Motorola Corporation

Freescale Semiconductor,inc.

Motorola Mobility LLC

Louis M Nigra

Gregory Redmond Black

Patrick Joseph Pratt

Peter Nanni

Greg R Black

Thomas D Nagode

Keith Andrew Tilley

Michael Milyard

Michael Edward Denzin

Daniel B Schartz

A calibration device for a phase locked loop arranged to generate an output frequency based upon a first frequency range of an input signal applied to a first input and a second frequency range of the input signal applied to a second input, the calibration phase locked loop synthesizer device comprising an estimator arranged to use a two dimensional estimation algorithm with a signal value indicative of a mismatch between the first input path and the second input path to determine an estimate of the mismatch to allow matching of the first input path and the second input path.

Calibration device for a phased locked loop synthesiser

A transmitter circuit () and method reduces amplitude modulation distortion in an amplifier (). The transmitter circuit () includes a power control error data generator (), a feedforward predistortion data generator (), feedforward adder logic () and the amplifier (). The power control error data generator () receives amplitude modulation data () and an RF coupled output signal () and, in response, produces power control error data (). The feedforward predistortion data generator () receives the amplitude modulation data () and, in response, produces feedforward predistortion data (). The feedforward adder logic () receives the power control error data () and the feedforward predistortion data () and, in response, produces power control data (). The amplifier () receives the power control data () and an RF input signal () and, in response, produces an RF output signal (), such that the power control data () reduces amplitude modulation distortion in the RF output signal ().

Transmitter circuit and method for modulation distortion compensation

An apparatus and method to reduce interference in a communication device particularly effective for second-order interference in direct conversion receiver from a co-located transmitter. This is accomplished by characterizing a transfer function of a transmission path from the transmitter to the receiver and applying this transfer function to the baseband signal from the transmitter to provide an estimation of interference to be expected in the received signal. The estimated interference is subtracted from the receiver baseband signal to reduce interference. Adaptive filtering can also be applied to further minimize interference dynamically.

Method and apparatus to reduce interference in a communication device

A direct modulation phase lock loop (PLL) a voltage controlled oscillator (VCO) (114). A divider (118) has a first divider input coupled to the VCO and a second divider input to receive a modulation inducing divisor sequence. A phase detector (102) has a first detector input coupled to the divider to receive the output thereof, and a second detector input to receive a reference input. A tuning circuit (306, 406) is coupled to the phase detector and the VCO, the tuning circuit responsive to a variable DC reference potential such that the tuning circuit has a frequency response that is constant over the modulation bandwidth whereby the PLL is a type 1 PLL with low modulation distortion.

Rapid tuning, low distortion digital direct modulation phase locked loop

Growing community of inventors

Chicago, IL, United States of America

Louis M Nigra