Motorola Corporation

Freescale Semiconductor,inc.

Lloyd P Matthews

David Shao Ling

Cynthia Ann Torres

Edward J Hathaway

Jeffery A Floyd

Thomas Lovell Portlock

A circuit implements a method to adjust input/output (I/O) characteristics of an I/O pad circuit () depending upon which value of an I/O supply voltage is used within a range of supply voltages. An I/O supply voltage being supplied to the pad circuit is detected by detecting () its value relative to a known reference (). Portions of the I/O pad circuit are selectively enabled in response to the detected I/O supply voltage. By selecting the ratio of P-channel and N-channel transistors, physical characteristics of the circuit are controlled. Examples of the controlled physical characteristics include slew rate, signal rise and fall times, and duty cycle control which is controlled by forcing all rising and falling edges to have a midpoint at the same point in time. Therefore a same I/O pad circuit may be optimally used in numerous applications regardless of the supply voltage value.

Method and circuit for maintaining I/O pad characteristics across different I/O supply voltages

An output buffer ( ) contains a low voltage driver ( ), a medium voltage driver ( ), and a high voltage driver ( ). When an output pad ( ) is configured to operate between ground and the medium voltage, the low voltage driver ( ) is first used during low-to-high transitions to drive the output pad ( ) from ground to an intermediate voltage in a fast manner. After the intermediate voltage is obtained on the output pad ( ), a detection circuit ( ) will switch output pad control from the low voltage driver ( ) to the medium voltage driver ( ). The medium voltage driver ( ) will drive the output pad ( ) from the intermediate voltage to the final logic one output voltage. This two-stage low-to-high driving methodology ensures that there will be less delay time from input (DO) to the output pad ( ). In addition, the drivers ( ) and ( ) contain protection transistors ( ), ( ), and ( ) that allow programming on reset to be accomplished in an error free manner through use of the output pad ( ) as an input during reset operations.

Output buffer circuit and method of operation

A module for controlling an output signal in a system including first and second power supply signals. The module includes a comparator coupled to receive the first power supply signal and a second signal and coupled to provide a control signal. Also included is a pad module coupled to receive the first power supply signal and the control signal and coupled to provide an output signal. The output signal of the pad module is disabled when the control signal has a first value. Various aspects of the present invention may also be realized through a power-on disable module for an apparatus having multiple power supply signals. The power-on disable module includes a controller coupled to receive a plurality of power supply signals and coupled to provide a power-on disable signal depending on a comparison of the power supply signals.

Apparatus for power-on disable in a multiple power supply system and a method therefor

A Voltage Range Detection Circuit (VRDC) (8) determines the supply voltage range of the integrated circuit. In general, voltage detector (10) determines the voltage level of supply voltage V.sub.DD and stores the result of this determination in storage (12). Resistor network (14), which receives the stored result, configures itself in the proper resistor configuration for the determined supplied voltage such that a compare signal is generated that represents a Variable Low Voltage Detection (VLVD) switch point. Resistor network (14) outputs this generated VLVD switch point signal to a first input of comparator (18) to be compared with the constant level reference voltage output by voltage reference (16) at a second input of comparator (18). When the output of resistor network (14) drops below the reference voltage provided by voltage reference (16), comparator (18) outputs a reset signal to disable the chip because a low voltage condition has occurred. As will be appreciated, this single circuit implementation eliminates the need to provide multiple low voltage detection circuits to sense each of the possible voltage operating ranges.

Data processing system having an auto-ranging low voltage detection

A protection circuit (13) for an integrated circuit (10) is capable of handling higher externally-provided voltages supplied to internal circuitry within the integrated circuit (10). The protection circuit (13) comprises a zener diode (20), wherein a N+ type diffusion region (38) is separated from a P field implant (40) lying between the N+ type diffusion region (38) and a P+ type diffusion region (39).

Protection circuit

An integrated circuit (20) configures the active level of an input, output, or input/output pin by sensing a logic state on the pin's bonding pad (21) at the inactivation of a reset signal, such as a power-on reset signal. The integrated circuit (20) selects a true or complement signal to provide to or from an internal circuit (25). The voltage level on the pin is latched on the active-to-inactive transition of the power-on reset signal. Thus, the use of proper board-level termination resistors (70, 71) programs the pins to the desired active logic level without the need for additional logic circuitry or a dedicated device pin.

Integrated circuit with an active-level configurable and method therefor

In a data processing system having an ALU and a memory, a decode/driver circuit has a dynamic node in which the voltage variation of the node is controlled. When the circuit is enabled, the dynamic node is precharged to a predetermined voltage potential which drives an output drive transistor. The output drive transistor couples a decoded select signal to an output terminal and inadvertently causes the dynamic node's voltage potential to change, thereby negatively affecting the voltage at the output terminal. To compensate, a transistor is provided which connects a predetermined voltage terminal to the dynamic node in response to the voltage at the output terminal.

Data processor circuit and method for controlling voltage variation of a

A phase locked loop has a digital phase comparator, a filter with multiple bandwidths, a voltage controlled oscillator and a frequency divider connected to the phase comparator to complete the loop. Control circuitry is coupled to both the phase comparator and filter for controlling switching between a wide bandwidth and a narrow bandwidth. The switching in bandwidth is in response to either detecting when the output signal is within a predetermined range of the reference frequency for a predetermined time period or detecting when the output signal exceeds and falls below the reference frequency a predetermined number of times. The control circuit is implemented with circuitry which accurately detects either condition and is capable of blocking any premature change of bandwidth.

Growing community of inventors

Buda, TX, United States of America

Lloyd P Matthews