Cypress Semiconductor Corporation

Lei Liao

Martin Feldtkeller

Claudio Andreotti

Markus Haunschild

A pulse generator comprises a circuit configured to generate a coarse pulse width (CPW) signal, a first delay unit configured to generate a first delayed coarse pulse width signal, a delay locked loop circuit configured to generate a first subphase signal and a second subphase signal, a first analog interpolator, a second analog interpolator, and an amplifier having a first input connected to the first analog interpolator and a second input connected to the second analog interpolator and configured to generate a fine pulse width modulation signal.

Growing community of inventors

Unterhaching, Germany

Lei Liao