At&t Bell Laboratories

Lee E Gallaher

Wing N Toy

Benjamin Zee

A cache memory system reduces cache interference during direct memory access block write operations to main memory. A control memory within cache contains in a single location validity bits for each word in a memory block. In response to the first word transferred at the beginning of a direct memory access block write operation to main memory, all validity bits for the block are reset in a single cache cycle. Cache is thereafter free to be read by the central processor during the time that the remaining words of the block are written without the need for additional cache invalidation memory cycles.

Growing community of inventors

Glen Ellyn, IL, United States of America

Lee E Gallaher